

Table of Contents

Preface

ESREF Best Paper

A Review on the Reliability of GaN-Based Laser Diodes, *N. Trivellin, M. Meneghini, E. Zanoni, K. Orita, M. Yuri, T. Tanaka, D. Ueda, G. Meneghesso, University of Padova and *Panasonic Corp.*1

Session 2A: Transistors: BTI, Hot Carriers

2A.1 The Statistical Analysis of Individual Defects NBTI and its Implication for Modeling DC-and AC-Stress, *H. Reisinger, T. Grasser* C. Schluender, W. Gustin, Infineon Technologies, *Technical University Vienna*7

2A.2 The Time Dependent Defect Spectroscopy (TDDS) for the Characterization of the Bias Temperature Instability, *T. Grasser, H. Reisinger*, P. Wagner, B. Kaczer**, F. Schanovsky, W. Goes, TU Wien, *Infineon Germany, **IMEC*.....16

2A.3 Origin of NBTI Variability in Deeply Scaled pFETs, *B. Kaczer, T. Grasser*, Ph. J. Roussel, J. Franco, R. Degraeve, L.-Å. Ragnarsson, E. Simoen, G. Groeseneken, H. Reisinger**, IMEC, *TU Wien, **Infineon*26

2A.4 Two Independent Components Modeling for Negative Bias Temperature Instability, *V. Huard, STMicroelectronics*33

2A.5 Recovery-Free Electron Spin Resonance Observations of NBTI Degradation, *J. Ryan, P. Lenahan, T. Grasser*, H. Enichlmair**, Pennsylvania State University, *TU Wien, **Austriamicrosystems AG*43

Session 2B: Transistors: BTI, Hot Carriers

2B.1 PBTI Relaxation Dynamics After AC VS. DC Stress in High-K/Metal Gate Stacks, *K. Zhao, J. Stathis, A. Kerber*, E. Cartier, IBM Research Division, *GLOBALFOUNDRIES*50

2B.2 Off State Incorporation into the 3 Energy Mode Device Lifetime Modeling for Advanced 40nm CMOS Nodes, *A. Bravaix, C. Guerin**, D. Gogenheim, V. Huard*, C. Besset*, D. Roy*, S. Renard*, Y.M. Randriamihaja*, E. Vincent*, ISEN-IM2NP, *STMicroelectronics, **Roth and Rau*.....55

2B.3 Mobility Enhancement Due to Charge Trapping & Defect Generation: Physics of Self-Compensated BTI, *A. Islam, M. Alam, Purdue University*.....65

2B.4 Understanding Noise Measurements in MOSFETS: The Role of Traps Structural Relaxation, *D. Veksler, G. Bersuker, S. Roumantsev*, M. Shur*, H. Park, C. Young, K.Y. Lim, W. Taylor, R. Jammy, SEMATECH, *Rensselaer Polytechnic Institute*.....73

Session 2C: Nanoelectronics

2C.1 Reliability Study of Bilayer Graphene – Material for Future Transistor and Interconnect, *T. Yu, E.-K. Lee, B. Briggs, B. Nagabhirava, B. Yu, State University of New York at Albany*.....80

2C.2 Failure Analysis of Resistive Switching Devices, *A. Chen, GLOBALFOUNDRIES*.....84

2C.3 Charging And Discharging Characteristics of Metal Nanocrystals in Degraded Dielectric Stacks, *Z.Z. Lwin, K.L. Pey, Y.N. Chen, P.K. Singh*, S. Mahapatra*, Nanyang Technological University, *Indian Institute Of Technology Bombay*.....89

2C.4 Characterization of Gate-All-Around Si-NWFET, Including R_{sd} , Cylindrical Coordinate Based 1/f Noise and Hot Carrier Effects, *R.-H. Baek, H.-S. Choi, H.C. Sagong, S.-H. Lee, G.-B. Choi, S.H. Song, C.-H. Park, J.-S. Lee, Y.-H. Jeong, C.-K. Baek*, D.-M. Kim*, Y.Y. Yeoh, K.H. Yeo**, D.-W. Kim**, K. Kim**, POSTECH, *KIAS, **Samsung*.....94

2C.5 Thermal Disturbance and its Impact on Reliability of Phase-Change Memory Studied by Micro-Thermal Stage, S.B. Kim, B. Lee, M. Asheghi, G.A.M. Hurkx*, J. Reifenberg, K. Goodson, H.-S. P. Wong, Stanford University, *NXP TSMC Research Center	99
--	-----------

Session 2D: Reliability in Manufacturing

2D.1 (Invited) Mature Processability and Manufacturability by Characterizing V_t and V_{min} Behaviors Induced by NBTI and AHTOL Test, J. Park, S. Ha, S. Lim, J.-Y. Yoo, J. Park, K. Bae, G. Kim, M. Kim, Y. Kim, Samsung Electronics	104
2D.2 Validating Foundry Technologies for Extended Mission Profiles, K. van Dijk, P. Volf, C. Detcheverry, A. Yau*, P. Ngan, Z. Liang, F. Kuper**, NXP Semiconductors, *TSMC, **University of Twente	111
2D.3 Non-destructive Current-Ramp Dielectric Breakdown (IRDB) for Fast BEOL Reliability Monitoring, K.-Y. Yiang, R. Francis, A. Marathe, O. Aubel, GLOBALFOUNDRIES	117
2D.4 Modeling of Cu IMD-TDDDB Caused by Extrinsic Defects, T. Ouchi, K. Makabe, M. Ogasawara, E. Murakami, N. Yoshioka, Renesas Technology Corp	120
2D.5 Product Failures: Power-Law or Exponential Voltage Dependence?, A. Haggag, K. Forbes, G. Anderson, D. Burnett, P. Abramowitz, M. Moosa, Freescale Semiconductor	125

Session 2E: Compound Semiconductors

2E.1 (Invited) Reliability Status of GaN Transistors and MMICs in Europe, M. Dammann, M. Cäsar, H. Konstanzer, P. Waltereit, R. Quay, W. Bronner, R. Kiefer, S. Müller, M. Mikulla, P.J. van der Wel, T. Rödle, F. Bourgeois*, K. Riepe*, NXP Semiconductors, *United Monolithic Semiconductors	129
2E.2 Effect of Trapping on the Critical Voltage for Degradation in GaN High Electron Mobility Transistors, S. Demirtas, J.A. del Alamo, Massachusetts Institute of Technology	134
2E.3 Reliability Assessment in Different HTO Test Conditions of AlGaN/GaN HEMTS, N. Malbert, N. Labat, A. Curutchet, C. Sury, V. Hoel*, J. C. De Jaeger*, N. Defrance*, Y. Douvry*, C. Dua**, M. Oualli**, M. Piazza**, C.B. Chevallier^, J.M. Bluet^, W. Chikhaoui^, IMS, *IEMN, **Alcatel Thales III-V Lab, ^INL	139
2E.4 High Temperature on- and off-State Stress of GaN-on-Si HEMTs with in-Situ Si_3N_4 Cap Layer,, D. Marcon*, F. Medjdoub, D. Visalli*, M. Van Hove, J. Derluyn, J. Das, S. Degroote, M. Leys, K. Cheng, S. Decoutere, R. Mertens*, M. Germain, G. Borghs, IMEC, *also with KU Leuven, Belgium	146
2E.5 Identification of Electronic Traps in AlGaIn/GaN HEMTs Using UV Light-Assisted Trapping Analysis, M. Tapajna, R. Simms, M. Faqir, M. Kuball, Y. Pei*, U. Mishra*, University of Bristol, *University of California Santa Barbara	152

Session 2F: High Voltage Devices

2F.1 (Invited) Reliability of SiC Power Devices - History, Status and Remaining Issues, M. Treu, Infineon Technologies AG	156
2F.2 (Invited) Effects of Negative Differential Resistance in High Power Devices and Some Relations to DMOS Structures, R. Baburske, J. Lutz, Chemnitz University of Technology	162
2F.3 Investigation of Monotonous Increase in Saturation-Region Drain Current During Hot Carrier Stress in N-type Lateral Diffused MOSFET with STI, Y.-H. Huang, J.-R. Shih, Y.H. Lee, S. Hsieh, C.C. Liu, K. Wu, H.L. Chou, TSMC ...	170
2F.4 Modeling the Lifetime of a Lateral DMOS Transistor in Repetitive Clamping Mode, E. Riedlberger, R. Keller, H. Reisinger, W. Gustin, A. Spitzer, M. Stecher, C. Jungemann*, Infineon Technologies AG, *Bundeswehr University	175

2F.5 Low-Side Driver's Failure Mechanism of Class-D Amplifier Under Short Circuit Test and A Robust Driver Device, J.-H. Lee, J.-R. Shih, K. Wu, TSMC	182
--	------------

Session 3A: Soft Errors

3A.1 (Invited) On the Radiation-Induced Soft Error Performance of Hardened Sequential Elements in Advanced Bulk CMOS Technologies N. Seifert, V. Ambrose, B. Gill, Q. Shi, R. Allmon, C. Recchia, S. Mukherjee, N. Nassif, J. Krause, J. Pickholtz, A. Balasubramanian, Intel Corporation	188
3A.2 Effect of Multiple-Transistor Charge Collection on SET Pulse Widths, J. Ahlbin, M. Gadlage, N. Atkinson, B. Bhuva, A. Witulski, T. Holman, L. Massengill, P. Eaton*, B. Narasimham**, Vanderbilt University, *Microelectronics Research and Development Corp., **Broadcom Corp.	198
3A.3 Leap: Layout Design Through Error-Aware Transistor Positioning for Soft-Error Resilient Sequential Cell Design, H.-H. K. Lee, K. Lilja*, M. Bounasser*, P. Relangi, I.R. Linscott, U.S. Inan, S. Mitra, Stanford University, *Robust Chip Inc.	203
3A.4 Alpha-Particle-Induced Soft Errors and Multiple Cell Upsets in 65-nm 10T Subthreshold SRAM, H. Fuketa, M. Hashimoto, Y. Mitsuyama, T. Onoye, Osaka University and JST Crest	213
3A.5 SEILA: Soft Error Immune Latch For Mitigating Multi-Node-SEU and Local-Clock-SET, T. Uemura, Y. Tosaka, H. Matsuyama, K. Shono, C.J. Uchibori, K. Takahisa*, M. Fukuda*, K. Hatanaka*, Fujitsu Microelectronics Ltd., *Osaka University	218

Session 3B: Micro-Electronic Systems and MEMS

3B.1 (Invited) Evolving MEMS Qualification Requirements, A. Olney, Analog Devices	224
3B.2 EFM Study of Injected Charges in the Silicon Nitride of an Electrostatic Actuated MEMS, A. Nowodzinski, D. Bloch, A. Koszewski, T. Toussaint, CEA-LETI	231
3B.3 A Novel Low Cost Failure Analysis Technique for Dielectric Charging Phenomenon in Electrostatically Actuated MEMS Devices, U. Zaghloul, F. Coccetti, G. Papaioannou*, P. Pons, R. Plana, LAAS-CNRS and Universite des Toulouse, *University of Athens	237
3B.4 Accelerated Testing of RF-MEMS Contact Degradation Through Radiant Sources, A. Tazzoli, M. Barbato, V. Giliberto, G. Monaco, S. Gerardin, P. Nicolosi, A. Paccagnella, G. Meneghesso, University of Padova	246

Session 3C: Failure Analysis

3C.1 (Invited) X-Ray Computed Tomography for Non-Destructive Failure Analysis in Microelectronics, M. Pacheco, D. Goyal, Intel	252
3C.2 Impact on Device Performance and Monitoring of a Low Dose of Tungsten Contamination by Dark Current Spectroscopy, F. Domengie, J. L. Regolini, *D. Bauza, P. Moran, STMicroelectronics, *IMEP-LAHC	259
3C.3 Electromigration of NiSi Poly Gated Electrical Fuse and its Resistance Behaviors Induced by High Temperature, H.-B. Kang, J. Park, G.-R. Kim, H.W. Park, W.-H. Lee, J.-B. Yoon, Samsung Electronics	265
3C.4 Determination of the Local Electric Field Strength by Energy Dispersive Photon Emission Microscopy, T. Geinzer, R. Heiderhoff, J.C.H. Phang*, L. J. Balk, University of Wuppertal, *National University of Singapore	271
3C.5 Explosion Phenomenon of High Resistance Via During TEM Sample Preparation Using FIB, P. Liu, I.T.S. Seah, C.W. Soo, Y. Chen, Z.Q. Mo, GLOBALFOUNDRIES	277

Session 3D: Process and Integration Reliability

- 3D.1 (Invited) Gate Oxide Effect on Wafer Level Reliability of Next Generation DRAM Transistors**, *Y.G. Shin, K.-J. Nam, H. Hwang, J.H. Han, S. Hyun, S. Choi, J.-T. Moon, Samsung Electronics Co., LTD*282
- 3D.2 Reliability Characterizations of 32nm High-K and Metal-Gate Logic Transistor Technology**, *S. Pae, A. Ashok, J. Choi, T. Ghani, J. He, S.-H. Lee, K. Lemay, M. Liu, R. Lu, P. Packan, C. Parker, R. Purser, A. St. Amour, B. Woolery, Intel*287
- 3D.3 Reliability Studies On A 45nm Low Power System-on-Chip (SOC) Dual Gate Oxide High-k / Metal Gate (DG HK+MG) Technology**, *C. Prasad, P. Bai, S. Gannavaram, W. Hafez, J. Hicks, C.-H. Jan, J.-F. Lin, M. Jones, K. Komeyli, K. Mistry, I. Post, Intel Corporation*.....293
- 3D.4 Re-consideration of Influence of Silicon Wafer Surface Orientation on Gate Oxide Reliability from TDDB Statistics Point of View**, *Y. Mitani, A. Toriumi*, Toshiba Corporation, *University of Tokyo*.....299

Session 3E: Photovoltaic Devices

- 3E.1 (Invited) Photovoltaic Module Reliability Studies at the Florida Solar Energy Center**, *N. Dhere, S. Pathe, A. Kaul, University of Central Florida*.....306
- 3E.2 TOPIC: Intrinsic Reliability of Amorphous Silicon Thin Film Solar Cells**, *A. Alam, S. Dongaonkar, Y. Karthik, S. Mahapatra, D. Wang*, M. Frei*, Purdue University, *Applied Materials*.....312
- 3E.3 Correlations of Capacitance-Voltage Hysteresis with Thin-Film CdTe Solar Cell Performance During Accelerated Lifetime Testing**, *D. Albin, J. del Cueto, National Renewable Energy Laboratory*318
- 3E.4 Solar Cell Interface Stability Probed by Charge Extraction**, *R.L. Graham, C.E. France, S.A. Carter, G.B. Alers, University of California, Santa Cruz*.....323

Session 3F: Thin Film Devices

- 3F.1 (Invited) Reliability Aspects of Organic Light Emitting Diodes**, *T. Riedl, T. Winkler*, H. Schmidt, J. Meyer*, P. Schneidenbach*, H.-H. Johannes*, W. Kowalski*, T. Weimann**, P. Heinz**, Bergische Universitaet Wuppertal, *Technische Universitat Braunschweig, **Physikalisch Technische Budensanstalt*.....327
- 3F.2 Light, Bias, and Temperature Effects on Organic TFTs**, *N. Wrachien, A. Cester, N. Bellaio, A. Pinato, M. Meneghini, A. Tazzoli, G. Meneghesso, K. Myny*, S. Smout*, J. Genoe*, University of Padova, *IMEC*.....334
- 3F.3 Reliability of (100) and (110) Oriented Single-Grain SI TFTS without Seed Substrate**, *T. Chen, R. Ishihara, C.I.M. Beenakker, Delft University of Technology*.....342
- 3F.4 Non-Uniform Threshold Voltage And Non-Saturating Drain Current in Amorphous Si TFT After Saturation-Mode Bias Temperature Stress**, *C.R. Wie, Z. Tang, State University of New York at Buffalo*.....347

Session 4A: Device Dielectric Breakdown

- 4A.1 (Invited) New Insight into the TDDB and Post Breakdown Reliability of Novel High-K Gate Dielectric Stacks**, *K.L. Pey, N. Ragavan, X.L. Li, W.H. Liu, K. Shubhakar, X. Wu, N. Bosman*, Nanyang Technological University, *Institute of Microelectronics*354
- 4A.2 High-K Gate Stack Breakdown Statistics Modeled by Correlated Interfacial Layer and High-K Breakdown Path**, *G. Ribes, STMicroelectronics*.....364
- 4A.3 Impact of Charge Trapping on the Voltage Acceleration of TDDB in Metal Gate/High-k n-Channel MOSFETs**, *A. Kerber, A. Vayshenker*, D. Lipp, T. Nigam, E. Cartier*, GLOBALFOUNDRIES, *IBM*.....369

4A.4 Mechanism of High-k Dielectric-Induced Breakdown of Interfacial SiO₂ Layer , <i>G. Bersuker, D. Heh, C.D. Young, L. Morassi*, A. Padovani*, L. Larcher*, K.S. Yew**, Y.C. Ong**, D.S. Ang**, K.L. Pey**, W. Taylor, SEMATECH, *Università di Modena e Reggio Emilia, **Nanyang Technological University</i>	373
4A.5 Characterization of Millisecond-Anneal-Induced Defects in SiON and SiON/Si Interface by Gate Current Fluctuation Measurement , <i>T. Sakoda, K. Nishigaya, T. Kubo, M. Hori, H. Minakata, Y. Kobayashi, H. Mori, K. Ono, K. Tanahashi, N. Tamura, T. Mori, Y. Tosaka, H. Matsuyama, C. Kaneta, K. Hashimoto, M. Kase, Y. Nara, Fujitsu Microelectronics Ltd.</i>	379
4A.6 Gate Dielectric Reliability in the Sub Threshold Regime , <i>P. Nicollian, C. Chancellor, A. Krishnan, Texas Instruments</i>	385

Session 4B: Soft Errors

4B.1 (Invited) Soft Error Assessments For Servers , <i>K.P. Muller, P.N. Sanda, IBM</i>	391
4B.2 Contribution of Low-Energy (< 10 MeV) Neutrons to Upset Rate in a 65 nm SRAM , <i>B. Sierawski, K. Warren, R. Reed, R. Weller, M. Mendenhall, R. Schrimpf, R. Baumann*, V. Zhu*, Vanderbilt University, *Texas Instruments</i>	395
4B.3 Scaling Trends of Neutron Effects in MLC NAND Flash Memories , <i>S. Gerardin, M. Bagatin, A. Paccagnella, G. Cellere*, A. Visconti**, S. Beltrami**, C. Andreani^, G. Gorini^, C. Frost#, Università di Padova, *Applied Materials Baccini, **Numonyx, ^Università di Roma - Tor Vergata, ^^Università di Milano - Bicocca, #Rutherford Appleton Laboratory</i>	400
4B.4 SEE Test and Modeling Results on 45nm SRAMs with Different Well Strategies , <i>G. Gasiot, S. Uznanski, P. Roche, STMicroelectronics</i>	407
4B.5 Fidelity of Energy Spectra at Neutron Facilities for Single-Event Effects Testing , <i>S. Platt, A. Prokofiev*, X.X. Cai, University of Central Lancashire, *The Svedberg Laboratory</i>	411

Session 4C: Process and Integration Reliability

4C.1 Mobile and Stable Hydrogen Species in the Interface Layer Between Poly Silicon and Gate Oxynitride , <i>Z. Liu, S. Ito, S. Hiroshima, S. Koyama, M. Makabe, M. Wilde*, K. Fukutani*, NEC Electronics Corporation, *University of Tokyo</i>	417
4C.2 Novel TDDDB Mechanism for p-FET Accelerated by Hydrogen from HfSiON Film , <i>I. Hirano, K. Kato, Y. Nakasaki, S. Fukatsu, Y. Mitani, M. Goto, S. Inumiya, K. Sekine, M. Sato, Toshiba Corporation</i>	424

Session 4C: Assembly and Packaging

4C.3 (Invited) Buckling, Wrinkling and Debonding in Thin Film Systems , <i>S. Goyal, K. Srinivasan, G. Subbarayan, T. Siegmund, Purdue University</i>	430
4C.4 (Invited) Reliability of Microelectronics Packaging in the Era of EnergyWise and Borderless Networks , <i>L. Li, J. Xue, CISCO Systems</i>	440
4C.5 Comparison of Two Calibration Methods for A Package Stress Measurement Testchip , <i>C. Djelassi, H. Köck, M. Glavanovics, KAI GmbH</i>	446
4C.6 Reliability Evaluation Methodology for Chip Package Interaction (CPI) - Die Corner Edge Failure Mechanism , <i>M. Chin, A. Marathe, GLOBALFOUNDRIES</i>	453

Session 4D: ESD and Latchup

4D.1 Failure Levels Study of Non-Snapback ESD Devices for Automotive Applications , <i>Y. Cao, U. Glaser, S. Frei, M.Stecher, Infineon Technologies</i>	458
--	------------

4D.2 Understanding Transient Latchup Hazards and the Impact of Guard Rings , <i>F. Farbiz, E. Rosenbaum, University of Illinois</i>	466
4D.3 A Novel TCAD-Based Methodology to Minimize the Impact of Parasitic Structures on ESD Performance , <i>N. Olson, G. Boselli*, A. Salman*, E. Rosenbaum, University of Illinois at Urbana-Champaign *Texas Instruments</i>	474
4D.4 On the Differences Between 3D Filamentation and Failure of N & P Type Drain Extended MOS Devices Under ESD Condition , <i>M. Shrivastava, S. Bychikhin*, D. Pogany*, J. Schneider**, M. Shojaei-Baghini, H. Gossner**, E. Gornik*, V. Ramgopal Rao, IIT Bombay, *Vienna University of Technology, **Infineon Technologies AG</i>	480
4D.5 Predictive Simulation of CDM Events to Study Effects of Package, Substrate Resistivity and Placement of ESD Protection Circuits on Reliability of Integrated Circuits , <i>V. Shukla, N. Jack, E. Rosenbaum, University of Illinois Urbana-Champaign</i>	485

Session 4E: Photovoltaic Devices

4E.1 (Invited) Thin-Film Photovoltaics: What are the Reliability Issues and Where Do They Occur , <i>J. Sites, Colorado State University</i>	494
4E.2 WITHDRAWN	
4E.3 Thermoreflectance Imaging of Defects in Thin-Film Solar Cells , <i>D. Kendig, G. Alers, A. Shakouri, University of California Santa Cruz</i>	499
4E.4 SEAM and EBIC Studies of Morphological and Electrical Defects in Polycrystalline Silicon Solar Cells , <i>L. Meng, D. Nagalingam, C.S. Bhatia, A. Street*, J. Phang, National University of Singapore, *Qualcomm CDMA Technologies, **IMRE, +Inscope Labs Pte.</i>	503
4E.5 Photovoltaic (PV) Cells Characterization Using Advanced Optical Tools , <i>F. Stellari, S. Steen, K. Fisher, X. Shao, IBM, TJ Watson Research Center</i>	508

Session 4F: Compound Semiconductors

4F.1 (Invited) Reliability Assessment of State-of-the-art GaN HEMT by Means of Cellular Monte Carlo Simulations , <i>F. A. Marino, D. Guerra, S.M. Goodnick, M. Saraniti, Arizona State University</i>	516
4F.2 A Study of the Failure of GaN-Based LEDs Submitted to Reverse-Bias Stress and ESD Events , <i>M. Meneghini, A. Tazzoli, E. Ranzato, N. Trivellin, G. Meneghesso, M. Pavesi*, M. Manfredi*, R. Butendheich**, U. Zender**, B. Hahn**, University of Padova, *University of Parm, **OSRAM OptoSemiconductor</i>	522
4F.3 Temperature Assessment of AlGaIn/GaN HEMTs: A Comparative Study by Raman, Electrical and IR Thermography , <i>N. Killat, M. Kuball, T.-M. Chou*, U. Chowdhury*, J. Jimenez*, University of Bristol, *TriQuint Semiconductor Inc</i>	528
4F.4 Analysis of Interface-Trap Effects in Inversion-Type InGaAs/ZrO₂ MOSFETs , <i>L. Morassi, G. Verzellesi, A. Padovani, L. Larcher, P. Pavan, D. Veksler*, I. Ok*, G. Bersuker*, University of Modena and Reggio Emilia, *SEMATECH</i>	532
4F.5 Degradation of III-V Inversion-Type Enhancement-Mode MOSFETs , <i>N. Wrachien, A. Cester, E. Zanoni, G. Meneghesso, Y.Q. Wu*, P.D. Ye*, University of Padova, *Purdue University</i>	536

Session 5A: Interconnect and BEOL Dielectrics

5A.1 E- And \sqrt{E}-Model Too Conservative to Describe Low Field Time Dependent Dielectric Breakdown , <i>K. Croes, Z. Tökei, IMEC</i>	543
5A.2 Study of Leakage Mechanism and Trap Density in Porous Low-k Materials , <i>G. G. Gischia, G. Groeseneken, Z. Tökei, V. Afanasiev*, L. Zhao**, IMEC, *KU Leuven **Intel</i>	549

5A.3 New Voltage Ramp Dielectric Breakdown Methodology Based on Square Root E Model for Cu/Low-K Interconnect Reliability, M. Lin, J. Liang, K.C. Su, UMC.....	556
5A.4 A Simple Electrical Method for Etch Bias and Process Reliability Determination, K.-Y. Yiang, M.Chin, A.Marathe, O. Aubel, GLOBALFOUNDRIES.....	562
5A.5 Comprehensive Investigations of CoWp Metal-Cap Impacts on Low-K TDDb for 32nm Technology Application, F. Chen, M. Shinosky, B. Li, C. Christiansen, T. Lee, J. Aitken, D. Badami, E. Huang, G. Bonilla, T.-M. Ko, T. Kane, Y. Wang, M. Zaitz, L. Nicholson, M. Angyal, C. Truong, X. Chen, G. Yang*, S.B. Law*, T.J. Tang*, S. Petitdidier**, G. Ribes**, M. Oh*, C. Child, H. Sawada^, A. Kolics^^, O. Rigouta^^t, N. Gilbert^^, IBM, *GLOBALFOUNDRIES, **STMicroelectronics, ^Toshiba, ^^Lam Research Corporation.....	566

Session 5B: Interconnect and BEOL Dielectrics

5B.1 (Invited) EM and SM Induced Degradation Dynamics in Copper Interconnects Studied Using Electron Microscopes and X-Ray Microscopes, E. Zschech, R. Hübner, O. Aubel*, P. Ho**, Fraunhofer Institute for Nondestructive Testing, *GLOBALFOUNDRIES, **University of Texas at Austin.....	574
5B.2 Effects of Cap Layer and Grain Structure on Electromigration Reliability of Cu/Low-K Interconnects for 45 NM Technology Node, L. Zhang, J. Zhou, J. Im, P. Ho, O. Aubel*, C. Hennesthal*, E. Zschech**, The University of Texas at Austin, *GLOBALFOUNDRIES, **Fraunhofer Institute for Non-Destructive Testing IZFP.....	581
5B.3 Study of Stress Migration and Electromigration Interaction in Copper/Low-K Interconnects, A. Heryanto, K. L. Pey, Y.K. Lim*, W. Liu*, J. Wei**, N. Raghavan, J.B. Tan*, D. K. Sohn*, Nanyang Technological University, *Chartered Semiconductor Manufacturing, **Singapore Institute of Manufacturing Technology.....	586
5B.4 Electromigration and Stress-Induced-Voiding in Dual Damascene Cu/Low-K Interconnects: a Complex Balance Between Vacancy and Stress Gradients, K. Croes, C.J. Wilson, M. Lofrano, B. Vereecke, G.P. Beyer, Z. Tokei, IMEC ...	591

Session 5C: Memory

5C.1 The New Scaling Limitation of the Floating Gate Cell in NAND Flash, Y.-S. Kim, D.-J. Lee, C.K. Lee, H.K. Choi, S.S. Kim, J.-H. Song, D.-H. Song, J.-H. Choi, K.-D. Suh*, C. Chung, Samsung Electronics Co., *Sungkyunkwan University.....	599
5C.2 Investigation of the Threshold Voltage Instability After Distributed Cycling in Nanoscale NAND Flash Memory Arrays, C. M. Compagnoni, C. Miccoli, R. Mottadelli, S. Beltrami*, M. Ghidotti, A. Lacaita, A. Spinelli, A. Visconti*, Politecnico di Milano, *Numonyx.....	604
5C.3 Optimal Cell Design for Enhancing Reliability Characteristics Sub 30 nm NAND Flash Memory, E. S. Cho, H. J. Kim, B.T. Kim, J.H. Song, D.H. Song, J.H. Choi, K.D. Suh*, C. H. Chung, Samsung Electronics Co., *Sungkyunkwan University.....	611
5C.4 Impact of the Current Density Increase on Reliability in Scaled BJT-Selected PCM for High-Density Applications, A. Redaelli, A. Pirovano, I. Tortorelli, F. Ottogalli, A. Ghetti, L. Laurin, A. Benvenuti, Numonyx.....	615

Session 5D: Memory

5D.1 Trade-Off Between Data Retention and Reset in NiO RRAMS, D. Ielmini, F. Nardi, C. Cagli, A. Lacaita, Politecnico di Milano.....	620
5D.2 Chip-Level Reliability Study of Barrier Engineered (BE) Floating Gate (FG) Flash Memory Devices, H.-T. Lue, J.F. Pan, C.S. Chang, S.-Y. Wang, Y.F. Chang, Y. C. Lee, M. H. Liaw, Y.J. Chen, K.F. Chen, C. Lo, I.J. Wang, T.T. Han, M.S. Chen, W.P. Lu, T. Yang, K.C. Chen, K.-Y. Hsieh, C.-Y. Lu, Macronix International Co., Ltd.	627

5D.3 Source/Drain Dopant Concentration Induced Reliability Issues in Charge Trapping NAND Flash Cells, Y.-J. Chen, L.H. Chong, S.-W. Lin, T.-H. Yeh, K.-F. Chen, J.-S. Huang, C.-H. Cheng, S.-H. Ku, N.-K. Zous, I.-J. Huang, T.-T. Han, T.-H. Hsu, H.-T. Lue, M.-S. Chen, W.-P. Lu, K.-C. Chen, C.-Y. Yu *Macronix International Company Ltd*.....634

5D.4 Performance and Reliability Optimizations of BE-SONOS NAND Flash Using SiON Bandgap-Tuning Tunneling Barrier, J.-H. Liao, J.-Y. Hsieh, H.-T. Lue, L.-W. Yang, T. Yang, K.-C. Chen, C.-Y. Lu, Macronix International Co. Ltd.... 639

Session 5E: Circuit Reliability

5E.1 (Invited) Flexible Electronics: What Can It Do? What Should It Do?, S. Venugopal, D. Allee, M. Quevedo-Lopez*, B. Gnade*, E. Forsythe, D. Morton**, Arizona State University, *University of Texas at Dallas, **Army Research Lab**..... 644

5E.2 On the Bias Dependence of Time Exponent in NBTI and CHC Effects, J. Velamala, V. Reddy*, R. Zheng, S. Krishnan*, Y. Cao, Arizona State University, *Texas Instruments..... 650

5E.3 Managing SRAM Reliability from Bitcell to Library Level, V. Huard, R. Chevallier, C. Parthasarathy, A. Mishra, N. Ruiz-Amador, F. Persin, V. Robert, A. Chimeno, E. Pion, N. Planes, D. Ney, F. Cacho, N. Kapoor, V. Kulshretha, S. Chopra, N. Vialle, STMicroelectronics..... 655

5E.4 Prediction of NBTI Degradation for Circuit Under AC Operation, Y.-S. Tsai, N.K. Jha, Y.-H. Lee, R. Ranjan, W. Wang, J.-R. Shih, M. J. Chen, J.H. Lee, K. Wu, TSMC..... 665

5E.5 An Extensive Improved Circuit Simulation Methodology for NBTI Recovery, H. Kufluoglu, V. Reddy, A. Marshall, J. Krick, T. Ragheb, C. Cirba, A. Krishnan, C. Chancellor, Texas Instruments..... 670

Session 5F: Circuit Reliability

5F.1 (Invited) Adaptive Sensing and Design for Reliability, P. Singh, D. Sylvester, D. Blaauw, University Michigan..... 676

5F.2 Statistical Evaluation of Dynamic Junction Leakage Current Fluctuation Using A Simple Arrayed Capacitors Circuit, K. Abe, T. Fujisawa, H. Suzuki, S. Watabe, R. Kuroda, S. Sugawa, A. Teramoto, T. Ohmi, Tohoku University..... 683

5F.3 Scaling Reliability and Modeling of Ferroelectric Capacitors, A. Acosta*, J. Rodriguez, B. Obradovic, S. Summerfelt, T. San, K. Green, T. Moise, S. Krishnan, Texas Instruments, *University of Florida 689

5F.4 Measurement of Neutron-Induced Single Event Transient Pulse Width Narrower than 100ps, H. Nakamura, K. Tanaka, T. Uemura, K. Takeuchi, T. Fukuda, S. Kumashiro, MIRAI-SELETE..... 694

Session 6A: Interconnect and BEOL Dielectrics

6A.1 New Electromigration Validation: Via Node (Vector) Method, Y.-J. Park, P. Jain, S. Krishnan, Texas Instruments Inc. 698

6A.2 Electromigration Mechanisms in CU Nano-Wires, M.-H. Lin, S.-C. Lee, A. Oates, TSMC..... 705

6A.3 Degradation and Failure Analysis of Copper and Tungsten Contacts Under High Fluence Stress, T. Kauerauf, G. Butera, K. Croes, S. Demuyne, C.J. Weson, P. Roussel, C. Drijbooms, H. Bender, M. Lofrano, B. Vandeveld, Z. Tokei, G. Groeseneken, IMEC

6A.4 Effective Thermal Characteristics to Suppress Joule Heating Impacts on Electromigration in Cu/Low-k Interconnects, S. Yokogawa, H. Tsuchiya, Y. Kakuwara, NEC Electronics Corporation..... 717

6A.5 Assessing the Degradation Mechanisms and Current Limitation Design Rules of SiCr-Based Thin-Film Resistors in Integrated Circuits, Y. Li, D. Donnet, A. Grzegorzczak, J. Cavelaars, F. Kuper*, NXP Semiconductors, *University of Twente 724

Session 6C: Memory

- 6C.1 Role of Holes and Electrons During Erase of TANOS Memories: Evidences for Dipole Formation and its Impact on Reliability**, *L. Vandelli, A. Padovani, L. Larcher, A. Arreghini*, G. Van den bosch, M. Jurczak, J. Van Houdt, V. D. Marca, P. Pavan, University of Modena e Reggio Emilia, *IMEC*.....731
- 6C.2 Reset Current Distributions in Phase Change Memories**, *A. Calderoni, M. Ferro*, D. Ventrice, Daniele Ielmini*, Paolo Fantini, Numonyx, R&D, *Politecnico di Milano-IU*.....738
- 6C.3 Random Telegraph Signal Noise in Phase Change Memory Devices**, *D. Fugazza, D. Ielmini, S. Lavizzari, A.L. Lacaita, Politecnico di Milano*.....743
- 6C.4 Reliability of Ferroelectric Random Access Memory Embedded within 130nm CMOS**, *J. Rodriguez, K. Remack, J. Gertas, L. Wang, C. Zhou, K. Boku, J. Rodriguez-Latorre, K.R. Udayakumar, S. Summerfelt, T. Moise, D. Kim*, J. Groat*, J. Eliason*, M. Depner*, F. Chu*, Texas Instruments Inc., *Ramtron International Corporation*.....750

Session 6E: Extreme Environments

- 6E.1 (Invited) Electronic Failures in Spacecraft Environments**, *D. Sheldon, Jet Propulsion Lab*.....759
- 6E.2 Single Event Transient Pulse Width Measurements in a 65-nm Bulk CMOS Technology at Elevated Temperatures**, *M. Gadlage, J. Ahlbin, B. Bhuva, L. Massengill, R. Schrimpf, Vanderbilt University*.....763
- 6E.3 (Invited) Practicality of Evaluating Soft Errors in Commercial Sub-90nm CMOS for Space Applications**, *J. Pellish, K. LaBel, NASA Goddard*.....768

Poster Presentations

BD – Device Dielectric Breakdown Posters

- BD.1 Analysis of the Breakdown Spots Spatial Distribution in Large Area MOS Structures**, *E. Miranda, E. O'Connor*, P. Hurley*, Universitat Autònoma de Barcelona, *University College Cork*.....775
- BD.2 New Statistical Model to Decode the Reliability and Weibull Slope of High-k and Interfacial Layer in a Dual Layer Dielectric Stack**, *N. Raghavan, K. L. Pey, W.H. Liu, X. Li*, Nanyang Technological University, *also with Institute of Microelectronics*778
- BD.3 Role of Interface Layer in Stress-Induced Leakage Current in High-K/Metal-Gate Dielectric Stacks**, *W. L. Chang, J. H. Stathis*, E. Cartier*, IBM Microelectronics, *IBM TJ Watson Research Center*787
- BD.4 A Compact Analytic Model for the Breakdown Distribution of Gate Stack Dielectrics**, *S. Tous, E.Y. Wu*, J. Suñé, Universitat Autònoma de Barcelona, *IBM Microelectronics Division*.....792
- BD.5 Time Dependent Dielectric Breakdown and Stress Induced Leakage Current Characteristics of 8Å EOT HfO₂ N-MOSFETS**, *R. O'Connor, G. Hughes, T. Kauerauf*, L.-Å. Ragnarsson*, Dublin City University, *IMEC*799
- BD.6 Frequency-Dependent Charge-Pumping: The Depth Question Revisited**, *F. Zhang, K. P. Cheung, J. Campbell, J. Suehle, National Institute of Standards & Technology*804

CD – Compound Semiconductors Posters

- CD.1 Progressive Schottky Junction Reaction Induced Degradation in Pt-Sunken Gate InP HEMT MMICs for High Reliability Applications**, *Y.-C. Chou, D.L. Leung, M. Bidebender, D. Buttari, D.C. Eng, R.S. Tsai, C.H. Lin, L.S. Lee, X.B. Mei, M. Wojtowicz, M.E. Barsky, R. Lai, A. Koki, T.R. Block, Northrop Grumman Corporation*.....807
- CD.2 Electrical Stress-Induced Degradation in InAs – ALSB HEMTs**, *S. DasGupta, R. Reed, R. Schrimpf, D. Fleetwood, S. Pantelides, X. Shen, J. Bergman*, B. Brar*, Vanderbilt University, *Teledyne Scientific and Imaging*.....813
- CD.3 InAlAs/InGaAs MHEMT Degradation During DC and Thermal Stressing**, *E.A. Douglas, K. H. Chen, C.Y. Chang, L. C. Leu, C. F. Lo, B. H. Chu, F. Ren, S. J. Pearton, University of Florida*.....818

CR – Circuit Reliability

- CR.1 A Built-In Aging Detection and Compensation Technique for Improving Reliability of Nanoscale CMOS Designs,** *H. Dadgour, K. Banerjee, University of California, Santa Barbara*.....822
- CR.2 A Test Concept for Circuit Level Aging Demonstrated by a Differential Amplifier,** *F. R. Chouard, C. Werner, D. Schmitt-Landsiedel, M. Fulde*, Technische Universität München, *Infineon Technologies Austria AG*.....826
- CR.3 The Hot Carrier Degradation Rate Under AC Stress,** *G. Sasse, J. Bisschop, NXP Semiconductors*.....830

EL – ESD and Latchup Posters

- EL.1 ESD Protection for High-Speed Receiver Circuits,** *N. Jack, E. Rosenbaum, University of Illinois at Urbana-Champaign*.....835
- EL.2 On the Failure Mechanism and Current Instabilities in RESURF Type DeNMOS Device Under ESD Conditions,** *M. Shrivastava, IIT Bombay*.....841
- EL.3 Characterization of High-k/Metal Gate Stack Breakdown in the Time Scale of ESD Events,** *Y. Yang, J. Di Sarro*, R. Gauthier*, K. Chatty*, J. Li*, R. Mishra*, S. Mitra*, D. Ioannou, George Mason University, *IBM Semiconductor Research and Development Center*.....846
- EL.5 Robust High Current ESD Performance in Nano-Meter Scale DeNMOS by Source Ballasting,** *A. Chatterjee, F. Brewer, H. Gossner*, S. Pendharkar**, C. Duvvury**, University of California, Santa Barbara, *Infineon, **Texas Instruments*.....853
- EL.6 A Bending N-Well Ballast Layout to Improve ESD Robustness in Fully-Silicided CMOS Technology,** *Y.-R. Wen, M.-D. Ker*, W.-Y. Chen, National Chiao-Tung University, *also with I-Shou University*.....857

FA – Failure Analysis Posters

- FA.1 Isolating Marginally Defective Gate Using Photoperturbation Induced via a C-AFM Laser Beam,** *H.S. Lin, M.S. Wu, United Microelectronics Corp.*.....861
- FA.2 A Novel Sample Preparation Technique for Visualizing Invisible Defects Embedded in Poly Gate,** *H. S. Lin, United Microelectronics Corp.*.....865
- FA.3 A Case Study of High Temperature Pass Analysis Using Thermal Laser Stimulation Technique,** *H.S. Lin, M.S. Wu, United Microelectronics Corp.*.....870
- FA.4 High Spatial and Temporal Resolution Thermal Imaging for LSI Circuits with Phase Microscopy,** *T. Nakamura, H. Iwai, T. Yamauchi, H. Terada, H. Iida, Hamamatsu Photonics K.K.*.....874
- FA.5 Reliability of Electronic Equipment Exposed to Chlorine Dioxide Used for Biological Decontamination,** *E. Derkits, M.L. Mandich, W.D. Reents, J.P. Franey, C. Xu, D. Fleming, R.Kopf, S. Ryan, Alcatel-Lucent*.....879

HV – High Voltage Devices Posters

- HV.1 Analysis of HCS in STI-Based LDMOS Transistors,** *S. Reggiani, S. Poli, E. Gnani, A. Gnudi, G. Baccarani, M. Denison*, S. Pendharkar*, R. Wise*, S. Seetharaman*, University of Bologna, *Texas Instruments*.....881

IC – Interconnect and BEOL Dielectrics Posters

- IC.01 Lifetime Extrapolation for Electromigration Tests at Wafer Level with a Dedicated Device,** *C. Chappaz, P. Nakkala, STMicroelectronics*.....887
- IC.02 Ultra-Low-k Dielectric Degradation Before Breakdown,** *T. Breuer, U. Kerst, C. Boit, E. Langer*, H. Ruelke*, Technische Universitaet Berlin, *GLOBALFOUNDRIES Dresden Module One LLC & Co. KG*.....890

IC.03 Analysis of the Impact of Metal Linewidth Variation on Low-K Dielectric Breakdown , <i>M. Bashir, L. Milor, Georgia Institute of Technology</i>	895
IC.04 Effect of Pre-Existing Void in Sub-30nm Cu Interconnect Reliability , <i>Z. Choi, M. Tsukasa, J.M. Lee, G.-H. Choi, S. Choi, J.-T. Moon, Samsung Electronics Co., Ltd</i>	903
IC.05 Study of Upstream Electromigration Bimodality and its Improvement in Cu Low-k Interconnects , <i>W. Liu, Y.K. Lim, F. Zhang, H. Liu, Y. H. Zhao, A.Y. Du, B.C. Zhang, J.B. Tan, D. K. Sohn, L.C. Hsia, GLOBALFOUNDRIES</i>	906
IC.06 Modeling of Stress Evolution of Electroplated Cu Films During Self-annealing , <i>R. Huang, W. Robl*, T. Detzel*, H. Ceric**, Kompetenzzentrum Automobil-und Industrieelektronik (KAI) GmbH, *Infineon Technologies AG, **Institute for Microelectronics</i>	911
IC.07 The TDDB Failure Mode and its Engineering Study for 45nm and Beyond in Porous Low K Dielectrics Direct Polish Scheme , <i>C.-L. Hsu, K.-T. Lu*, W.-C. Lin*, J.-C. Lin*, C.-H. Chen*, T.-C. Tsai*, C. Huang*, J.Y. Wu*, D.-C. Perng, National Cheng Kung University, *United Microelectronics Corp.</i>	918
IC.08 Resistance Trace Modeling and Electromigration Immortality Criterion Based on Void Growth Saturation , <i>P. Lamontagne, D. Ney, L. Doyen, E. Petitprez, Y. Wouters*, STMicroelectronics, *SIMaP laboratory</i>	922
IC.09 Practical Considerations of Process Corner Evaluation for Deep-Sub Micron Technology Nodes Using the Example of its Impact on Electromigration , <i>O. Aubel, T. Hoffmann, GLOBALFOUNDRIES Dresden</i>	926
IC.10 Investigating the Electro-Thermal Origin of Breakdown in Low-K/Cu Dielectrics Under Short Duration Over Stressed Pulsed Regime , <i>A. Chatterjee, F. Brewer, S.-C. Lee*, A. Oates*, TSMC, University of California, Santa Barbara</i>	932
IC.11 Study of Electric Field-Based Lifetime Projection Method in IMD TDDB , <i>W. Zhang, X. Zeng, W. Liu, J.F. Liu, E.C. Chua, Chartered Semiconductor, Singapore</i>	938
IC.12 On the Physical Interpretation of the Impact Damage Model in TDDB of Low-K And Ultra-Low-K Interlevel Dielectrics , <i>J. Lloyd, SUNY Albany CNSE</i>	943
IC.13 Reliability and Performance Limiting Defects in Low-κ Dielectrics for Use as Interlayer Dielectrics , <i>B. Bittel, P. Lenahan, S. King*, Pennsylvania State University, *Intel</i>	947

MY – Memory Posters

MY.1 A High-Endurance (>100K) BE-SONOS NAND Flash with a Robust Nitrided Tunnel Oxide/Si Interface , <i>S.-Y. Wang, H.-T. Lue, T.-H. Hsu, P.-Y. Du, S.-C. Lai, Y.-H. Hsiao, S.-P. Hong, M.-T. Wu, F.H. Hsu, N.Z. Lian, C.-P. Lu, J.-Y. Hsieh, L.-W. Yang, T. Yang, K.-C. Chen, K.-Y. Hsieh, C.-Y. Lu, Macronix International Co., Ltd</i>	951
MY.2 Transition of Erase Mechanism for MONOS Memory Depending on SiN Composition and its Impact on Cycling Degradation , <i>S. Fujii, J. Fujiki, N.Yasuda, R. Fujitsuka, K. Sekine, Toshiba Corporation</i>	956
MY.3 Use of Random Telegraph Signal as Internal Probe to Study Program/Erase Charge Lateral Spread in a SONOS Flash Memory , <i>Y.-L. Chou, J.P. Chiu, H.C. Ma, T. Wang*, Y.P. Chao*, K.C. Chen*, C.-Y. Lu*, National Chiao Tung University, *Macronix International</i>	960
MY.4 Bias Temperature Instability of Binary Oxide Based ReRAM , <i>Z. Fang, H.Y. Yu, W.J. Liu, K.L. Pey, X. Li, L. Wu, Z.R. Wang, P.G.Q. Lo**, B. Gao*, J.F. Kang*, Nanyang Technological University, *Peking University, A*STAR</i>	964
MY.5 Reliability Constraints for TANOS Memories Due to Alumina Trapping and Leakage , <i>S. Amoroso, A. Mauri*, N. Galbiati*, C. Scozzari*, E. Mascellino, E. Camozzi*, A. Rangoni*, T. Ghilardi*, A. Grossi*, P. Tessariol*, C. M. Compagnoni, A. Maconi, A. Lacaita, A. Spinelli, G. Ghidini, Politecnico di Milano, *Numonyx</i>	966
MY.6 Variability Effects on the V_T Distribution of Nanoscale NAND Flash Memories , <i>A. Spessot*, A. Calderoni*, P. Fantini*, A. Spinelli, C. M. Compagnoni, F. Farina, A. L. Lacaita, A. Marmiroli*, Politecnico di Milano, *Numonyx, R&D</i>	970

MY.7 NAND Flash Reliability Degradation Induced by HCI in Boosted Channel Potential, M. Park, S. Park, S. Cho, D.-K. Lee, Y.J. Jeong, C. Hong, H.S. Lee, M. K. Cho, K.-O. Ahn, Y. Koh, Hynix Semiconductor Inc.....975

NA – Nanoelectronics Posters

NA.1 Interface-Trap Modeling for Silicon-Nanowire Mosfets, Z. Chen, X. Zhou, G. Zhu, S. Lin, Nanyang Technological University.....977

NA.2 Applicability of Dual Layer Metal Nanocrystal Flash Memory for NAND 2 or 3-bit/cell Operation: Understanding the Anomalous Breakdown and Optimization of P/E Conditions, P. Singh, S. C, K. Auluck, G. Bisht, M. Sivatheja, R. Hofmann*, G. Mukhopadhyay, S. Mahapatra, Indian Institute of Technology Bombay, *Applied Materials...981

PI – Process and Integration Reliability Posters

PI.1 Pattern-Independent, Fine-Morphology Ni-Pt Silicide Formation by Partial Conversion with Low Metal-Consumption Ratio, T. Futase, T. Kamino, N. Hashikawa, Y. Inaba, T. Fujiwara, H. Yamamoto, H. Tanimoto*, Renesas Technology, *also with University of Tsukuba.....988

PI.2 Disconnection of NiSi Shared Contact and its Correction Using NH3 Soak Treatment in Ti/TiN Barrier Metallization, T. Futase, K. Funayama, N. Hashikawa, H. Tobimatsu, H. Yamamoto, H. Tanimoto*, Renesas Technology, *also with University of Tsukuba.....995

PI.3 Analysis of Statistical Variation in NBTI Degradation of HfO₂/SiO₂ FETs, H. Yoshimoto, D. Hisamoto, Y. Shimamoto, R. Tsuchiya, I. Yanagi, T. Arigane, K. Torii, K. Funayama*, T. Hashimoto*, H. Makiyama*, K. Horita*, T. Iwamatsu*, K. Shiga*, M. Mizutani*, M. Inoue*, T. Kaneoka*, Hitachi.Ltd, *RENESAS Technology Corp1001

RM – Reliability in Manufacturing Posters

RM.1 Method of Deciding Burn-in Stress Voltage in Conceptual Design Phase, J.Y. Seo, N.S. Park, H.J. Park, H.S. Park, W.S. Kim, S.Y. Lim, H. Kim, H. Cha, J.S. Kang, B.S. So, Samsung1004

RM.2 Device-Level Reliability Simulation for High Temperature Applications of a Modular CMOS Foundry Process, M. Ackermann, X-FAB Semiconductor Foundries AG.....1006

RM.3 Accurate Projection of Vccmin by Modeling “Dual Slope” in FinFET Based SRAM, and Impact of Long Term Reliability on End of Life Vccmin, H.K. Park, S.C. Song*, S.H. Woo[^], M.H Abu-Rahma*, L Ge*, M.G. Kang, B.M Han*, J Wang*, R. Choi**, J.W. Wang[^], S.O. Jung, G. Yeap, Yonsei Univeristy, *Qualcomm, **Inha University, [^]Korea University1008

SE – Soft Errors Posters

SE.1 System-Level Analysis of Soft Error Rates and Mitigation Trade-off Explorations, Z. Ma, F. Catthoor, F. Vermunt*, T. Hendriks**, IMEC, *NXP Semiconductors, **ESI.....1014

SE.2 Soft Errors from Neutron and Proton-Induced Multiple-Node Events, E. Cannon, The Boeing Company

SE.3 Effects of Multi-Node Charge Collection in Flip-Flop Designs at Advanced Technology Nodes, V. B. Sheshadri, B. Bhuva, R. Reed, R. Wilder, M. Mendenhall, R. Schrimpf, K. Warren, B. Sierawski, S.-J. Wen*, R. Wong*, Vanderbilt University, *Cisco Systems1026

SE.4 Analysis of Soft Error Rates in Combinational and Sequential Logic Hardening for Advanced Technologies, N. Mahatme, I. Chatterjee, B. Bhuva, J. Ahlbin, L. Massengill, R. Shuler*, Vanderbilt University, *NASA Johnson Space Center.....1031

SE.5 Thermal Neutron Soft Error Rate for SRAMs in the 90nm-45nm Technology Range, S.-J. Wen, R. Wong, M. Romain, N. Tam*, Cisco Systems, *Marvell Semiconductor.....1036

TF – Thin Film Devices Posters

TF.1 Evaluation of Self-Heating and Hot Carrier Degradation of Poly-Si Thin-Film Transistors Using Charge Pumping Technique, X. Lu, M. Wang, K. Sun, L. Lu, Soochow University1040

XT – Transistors: BTI, Hot Carrier Posters

XT.01 PBTI Response to Interfacial Layer (IL) Thickness Variation in Hf-Based HKMG nFETs, D.P. Ioannou, E.A. Cartier, Y. Wang, S. Mittl, IBM.....1044

XT.02 HCI and NBTI Including the Effect of Back-Biasing in Thin-BOX FD-SOI CMOSFETs, T. Ishigaki, R. Tsuchiya, Y. Morita, H. Yoshimoto, N. Sugii, S. Kimura, Hitachi, Ltd.....1049

XT.03 The Understanding of Strain-Induced Device Degradation in Advanced MOSFETs with Process-Induced Strain Technology of 65nm Node and Beyond, M. H. Lin, E. R. Hsieh, S. Chung, C.H. Tsai*, P.W. Liu*, Y.H. Lin*, C.T. Tsai*, G.H. Ma*, National Chiao Tung University, *United Microelectronics Corporation1053

XT.04 Effect of Strain on Negative Bias Temperature Instability of Germanium P-Channel Field Effect Transistor with High-K Dielectric, B. Liu, P.S. Y. Lim, Y.-C. Yeo, National University of Singapore1055

XT.05 A Robust Ultrafast Switching Methodology for Device Parameter Characterization of Bias-Temperature Instability, Y. Z. Hu, D. S. Ang, Z. Q Teo, G.A. Du, Nanyang Technological University.....1058

XT.06 Impact of Hydrogen on the Recoverable and Permanent Damage Following Negative Bias Temperature Stress, T. Aichinger, S. Puchner, M. Nelhiebel*, T. Grasser, H. Hutter, KAI, *Infineon Technologies Austria, **TU Wien1063**

XT.07 A Multi-Probe Correlated Bulk Defect Characterization Scheme for Ultra-Thin High-κ Dielectric, M. Masuduzzaman, A. Islam, M. Alam, Purdue University.....1069

XT.08 Dependence of the Negative Bias Temperature Instability on the Gate Oxide Thickness, G. Pobegen, T. Aichinger, M. Nelhiebel*, T. Grasser, KAI GmbH, *Infineon Technologies, **Technical University Vienna1073**

XT.09 Interpretation of PBTI/ TDDB Predicted Lifetime Based on Trap Characterization by TSCIS in Vth-Adjusted Transistors, S. Sahhaf*, R. Degraeve, V. Srividya, M. J. Cho, G. Groeseneken*, IMEC, * KU Leuven, **Micron1078**

XT.10 Improvements of NBTI Reliability in SiGe p-FETs, J. Franco, B. Kaczer, M. J. Cho, G. Eneman, G. Groeseneken, T. Grasser*, IMEC, *T.U. Wien.....1082

XT.11 A Model for NBTI in Nitrided Oxide MOSFETs without Hydrogen or Diffusion, P. Lenahan, Pennsylvania State University.....1086

XT.12 A Generalized, IB-Independent, Physical HCI Lifetime Projection Methodology Based on Universality of Hot-Carrier Degradation, D. Varghese, M.A. Alam, B. Weir*, Purdue University, *LSI.....1091

XT.13 Positive and Negative Bias Temperature Instability on Sub-Nanometer EOT High-K MOSFETS, M. Cho, M. Aoulaiche, R. Degraeve, B. Kaczer, J. Franco, T. Kauerauf, P. Roussel, L. Ragnarsoon, J. Tseng, T. Hoffmann, G. Groeseneken, IMEC.....1095

XT.14 Hot-Carrier Degradation in Undoped-Body ETSOI FETS AND SOI FINFETS, M. Wang, P. Kulkarni, K. Cheng, A. Khakifirooz, V.S. Basker, H. Jagannathan, C.-C. Yeh, V. Paruchuri, B. Doris, H. Bu, C.-H. Lin, J. Stathis**, K. Maitra^, P. Oldiges*, IBM Research at Albany Nanotech, *IBM SRDC**IBM T. J. Watson Research Center, ^GLOBALFOUNDRIES.....1099**

XT.15 NBTI Lifetime Prediction in SiON p-MOSFETs by H/H2 Reaction-Diffusion (RD) and Dispersive Hole Trapping Model, S. Deora, V.D. Maheta, S. Mahapatra, IIT-B.....1105

XT.16 Product NBTI Distribution and Voltage Dependence – Impact of Relaxation and Droops, A. Haggag, N. Liu, P. Abramowitz, M. Moosa, G. Anderson, D. Burnett, S. Parihar, G. Abeln, J. Higman, Freescale.....1115

XT.17 Analysis of the Relationship Between Random Telegraph Signal and Negative Bias Temperature Instability, Y. Tsukamoto, S. O. Toh*, C. Shin*, A. Mairena*, T.-J. King Liu*, B. Nikolic*, Renesas Technology Corp., *University of California at Berkeley1117

XT.18 Energy Resolved Spin Dependent Trap Assisted Tunneling Investigation of SILC Related Defects, J. Ryan, P. Lenahan, A. Krishnan*, S. Krishnan*, Pennsylvania State University, *Texas Instruments1122