

TABLE OF CONTENTS

Keynote Address 1

“Connecting the Dots to Achieve High Reliability and Quality”, Raj N. Master, Microsoft

Keynote Address 2

“Future of Mobile Computing”, Charles Bergan, Vice President of Engineering, Qualcomm, Inc.

SESSION 2A - INTERCONNECT METALIZATION RELIABILITY

2A.1

Stress Migration in a Copper – Aluminum Hybrid Technology, C. Christiansen, J. Chapple-Sokol, M. Coster, D. Hunt, T. Lee, W. Murphy, J. Gambino, E. Cooney III, T. Kemerer, R. Rassel, T. Stamper, G. U'Ren*, S. Lariviere* and S. Brandon*, IBM Systems and Technology Group, *Altis Semiconductor

2A.2

On The Distribution of Stress-Induced Voiding Failures Under Vias, G. Hall and D. Allman, ON Semiconductor

2A.3

Lifetime Prediction of Stress-induced Voiding in Nose-Shape Lines by using a Stress-Diffusion Analytical Model, S. Yokogawa, Polytechnic University

2A.4

Electromigration in Strapped Metal Layers with Large Dimensions for Lateral Power Device Applications, Y.-J. Park, J. Joh and K.-S. Ko, Texas Instruments Inc.

SESSION 2B - SOFT ERRORS

2B.1

Cross-Layer System Resilience at Affordable Power (Invited), M.S. Gupta, J.A. Rivers, L. Wang, P. Bose, IBM T.J. Watson Research Center

2B.2

Bias Dependence of Muon-Induced Single Event Upsets in 28nm Static Random Access Memories, B. Sierawski, B. Bhuva, R. Reed, N. Tam*, B. Narasimham**, K. Ishida***, A. Hillier[^], M. Trinczek^{^^}, E. Blackmore^{^^}, S.-J. Wen^{^^^}, R. Wong^{^^^}, Vanderbilt University, *Marvell Semiconductor, **Broadcom Corporation, ***RIKEN, [^]STFC Rutherford Appleton Laboratory, ^{^^}TRIUMF, ^{^^^}Cisco Systems

2B.3

Heavy-Ion Induced Single Event Upsets in Phase-Change Memories, S. Gerardin, M. Bagatin, A. Paccagnella, A. Visconti*, M. Bonanomi*, S. Beltrami*, C. Frost** and V. Ferlet-Cavrois***, University of Padova , *Micron Technology, **Rutherford Appleton Laboratory, ***ESA/ESTEC

2B.4

Development of Thermal Neutron SER-Resilient High-K/Metal Gate Technology, J. Park, G. Kim, M. Zhang, K. Park, M. Lee, I. Kim, J. Bae, S. Pae, J. Choi, D. Shin, N.-I. Lee and K.S. Kim, Samsung Electronics

SESSION 2C - COMPOUND/OPTO ELECTRONICS

2C.1

Toward a Physical Understanding of the Reliability-Limiting E_C -0.57 eV Trap in GaN HEMTs, A. Sasikumar, D. Cardwell, A. Arehart, J. Lu*, S. Kaun*, S. Keller*, U. Mishra*, J. Speck*, J. Pelz and S. Ringel, Ohio State University, *University of California, Santa Barbara

2C.2

Sensitivity Analysis of a Technique for the Extraction of Interface Trap Density in SiC MOSFETs from Subthreshold Characteristics, D. Hughart, J. Flicker, S. Atcitty, M. Marinella and R. Kaplar, Sandia National Laboratories

2C.3

A New Method for Extracting Interface State and Border Trap Densities in High-k/III-V MOSFETs, G. Sereni, L. Vandelli, L. Larcher, L. Morassi, D. Veksler* and G. Bersuker*, University of Modena and Reggio Emilia, *SEMATECH

2C.4

Modeling the Threshold Voltage Instability in SiC MOSFETs at High Operating Temperature, T. Kikuchi and M. Ciappa*, Toshiba Corporation, *ETH Zurich

SESSION 2D- CIRCUITS AGING SIMULATION/CIRCUITS RELIABILITY

2D.1

I/O Design Optimization Flow For Reliability in Advanced CMOS Nodes, F. Cacho, A. Gupta, A. Aggarwal, G. Madan, N. Bansal, M. Rizvi, V. Huard, P. Garg, C. Arnaud, R. Delater, C. Roma* and A. Ripp*, STMicroelectronics, *MunEDA GmbH

2D.2

Estimation of Instantaneous Frequency Fluctuation in a Fast DVFS Environment Using an Empirical BTI Stress-Relaxation Model, C. Zhou, X. Wang, W. Xu, Y. Zhu*, V.J. Reddi* and C. H. Kim, University of Minnesota, *University of Texas at Austin

2D.3

Diagnosing Bias Runaway in Analog/Mixed Signal Circuits, K. Sutaria, P. Ren*, A. Ramkumar, R. Zhu, X. Feng*, R. Wang*, R. Huang* and Y. Cao, Arizona State University, *Peking University

2D.4

Maximizing Reliable Performance of Advanced CMOS Circuits—A Case Study, B. Kaczer, C. Chen*, P. Weckx, Ph. J. Roussel, M. Toledano-Luque, J. Franco, M. Cho, J. Watt*, K. Chanda*, G. Groeseneken and T. Grasser**, imec, *Altera Corp., **TU Wien

2D.5

New Insights about Oxide Breakdown Occurrence at Circuit Level, M. Saliva, F. Cacho, V. Huard, D. Angot, X. Federspiel, M. Durand, M. Parra, A. Bravaix* and L. Anghel**, STMicroelectronics, *IM2NP-ISEN, **TIMA

2D.6

Re-investigating the Adequacy of Projecting Ring Oscillator Frequency Shift from Device Level Degradation, Y.-C. Huang, T.-Y. Yew, M.-H. Hsieh, A. Misra, W. Wang, Y.-H. Lee, J.R. Shih and K. Wu, Taiwan Semiconductor Manufacturing Company

SESSION 2E – MEMORY

2E.1

Scaling and Reliability of NAND Flash Devices (Invited), Y. Park, J. Lee, S.S. Cho, G. Jin, E. Jung, Samsung Electronics Co. Ltd.

2E.2

A New Spectral Approach to Modeling Charge Trapping/Detrapping in NAND Flash Memories, G.M. Paolucci, C. Monzio Compagnoni, C. Miccoli*, M. Bertuccio*, S. Beltrami*, J. Barber*, J. Kessenich*, A.L. Lacaita, A.S. Spinelli and A. Visconti*, Politecnico di Milano, *Micron Technology Inc.

2E.3

Defects Characterization of Hybrid Floating Gate/ Inter-Gate Dielectric Interface In Flash Memory, M.B. Zahid, R. Degraeve, L. Breuil, P. Blomme, J. Lisoni, G. Van den bosch, J. Van Houdt, and B. Tang, imec, *Liverpool John Moores University

2E.4

Study on the Vt Variation and Bias Temperature Instability Characteristics of TiN/W and TiN Metal Buried-Gate Transistor in DRAM Application, T.-S. Jang, K.-D. Kim, M.-S. Yoo, Y.-T. Kim, S.-Y. Cha, J.-G. Jeong and S.-H. Lee, SK Hynix Inc.

2E.5

Origin of the Endurance Degradation in the Novel HfO₂-based 1T Ferroelectric Non-Volatile Memories, E. Yurchuk, S. Mueller, D. Martin, S. Slesazek, U. Schoeder, T. Mikolajick, J. Müller*, J. Paul*, R. Hoffman*, J. Sundqvist*, T. Schlösser**, R. Boschke**, R. van Bentum**, and M. Trentzsch** NaMLab gGmbH, *Fraunhofer Center Nanoelectronic Technologies, **GLOBALFOUNDRIES

2E.6

28nm Advanced CMOS Resistive RAM Solution as Embedded Non-Volatile Memory (Invited), A. Benoist, S. Blonkowski, S. Jeannot, S. Denorme, J. Damiens, J. Berger, P. Candelier, E. Vianello*, H. Grampeix*, J.F. Nodin*, E. Jalaguiet*, L. Perniola*, B. Allard**, STMicroelectronics, *CEA LETI, **Université de Lyon

SESSION 2F - CHIP PACKAGE INTERACTION

2F.1

Package Reliability and Performance Trends in an Era of Product Integration (Invited), J. He, Intel Corporation

2F.2

Mechanical Stability of Cu/low-k BEOL Interconnects, M. Gonzalez, K. Vanstreels, V. Cherman, K. Croes, L. Kljucar, I. De Wolf and Z. Tókei, imec

2F.3
Effects of Various Assembly and Reliability Stresses on Chip to Package Interaction, S. Rao, L. Lin*, X. Xu*, Vitesse Semiconductor Corp., *Synopsys, Inc.

2F.4
Acceleration of Chip – Package Failures in Temperature Cycling, D. Huitink, K. Enamul, S. Rangaraj, and A. Lucero, Intel Corporation

2F.5
A Fabless Company’s Perspective on Large Die Chip Package Interaction (CPI) Challenges (Invited), K. Chanda and V. Mahadev, Altera Corporation

SESSION 3A - BEOL DIELECTRIC RELIABILITY

3A.1
New Breakdown Data Generation and Analytics Methodology to Address BEOL and MOL Dielectric TDDB Process Development and Technology Qualification Challenges, F. Chen, C. Graas, M. Shinosky, C. Griffin, R. Dufresne, R. Bolam, C. Christiansen, K. Zhao, S. Narasimha, C. Tian, C.-L. Lou*, IBM Microelectronics, *STAR Technologies

3A.2
Towards the Understanding of Intrinsic Degradation and Breakdown Mechanisms of a SiOCH Low-k Dielectric, C. Wu*, Y. Li, Y. Barbarin, I. Ciofi, B. Tang*, T. Kauerauf, K. Croes, J. Bömmels, I. De Wolf* and Z. Tókei, IMEC, *also with KU Leuven

3A.3
A New Methodology For Copper/Low-K Dielectric Reliability Prediction, S.-C. Lee and A.S. Oates, TSMC

3A.4
Study on Vertical TDDB Degradation Mechanism and its Relation to Lateral TDDB in Cu/Low-k Damascene Structures, N. Suzumura, M. Ogasawara, T. Furuhashi and T. Koyama, Renesas Electronics Corporation

3A.5
New Insight in BEOL TDDB Cu Diffusion Mechanism: A Constant Current Stress Approach, T. Shen, H. Jiang, W. Zhang, T. Cahyadi, E.C. Chua and C. Capasso, GLOBALFOUNDRIES

SESSION 3B - PRODUCT IC RELIABILITY

3B.1
Universality of NBTI – From Devices to Circuits and Products, S. Mahapatra, V. Huard*, A. Kerber**, V. Reddy***, S. Kalpat^ and A. Haggag^^, IIT Bombay, *STMicroelectronics, **GLOBALFOUNDRIES, ***Texas Instruments, ^Qualcomm Inc., ^^Freescale Semiconductor, Inc.

3B.2

Mission Profiles Derived from Lifetests and Field Return Data Using Inverse Problem Theory, Z. Liang and R.M. Kho, NXP Semiconductors

3B.3
Voltage Ramp Stress Test to Determine TDDB Performance in SRAM Vehicle, J.-G. Ahn, S. Parameswaran, D. Tsaggaris, C.-W. Ku, P.-C. Yeh and J. Chang, Xilinx, Inc.

3B.4
Systematic Reliability Characterizations on Average Output Voltage (AVO) Shift of Display Driver IC by HTOL, J. Kim, D. Kim, M. Choe, K. Bae, S. Shin, S. Pae and J. Park, Samsung Electronics Co., Ltd.

3B.5
Impact of VLSI Scaling on Die Qualification, A. Haggag, M. Phillips and J.K.J. Lee*, Freescale Semiconductor, Inc., *Cisco

SESSION 3C - PROCESS INTEGRATION

3C.1
CMOS Image Sensor: Process Impact on Dark Current (Invited), J.-P. Carrère, S. Place, J.-P. Oddou, D. Benoit, F. Roy, STMicroelectronics

3C.2
SILC and Gate Oxide Breakdown Characterization of 22nm Tri-gate Technology, S. Ramey and J. Hicks, Intel Corp.

3C.3
Aluminum Charge/Dipole Passivation Induced By Hydrogen Diffusion In High-K Metal Gate, G. Ribes, V. Barral*, S. Chhun, M. Gros-Jean, P. Caubet and D. Petit, STMicroelectronics, *LETI

3C.4
Guidelines for Reducing NBTI Based on its Correlation with Effective Work Function Studied by CV-BTI on High-k First MOS Capacitors with Slant Etched SiO₂, H. Arimura, L.-Å. Ragnarsson, T. Schram, J. Albert, B. Kaczer, R. Degraeve, E. Bury*, M. Aoulaiche, T. Kauerauf, A. Thean, N. Horiguchi and G. Groeseneken*, imec, *also with KU Leuven

3C.5
Positive Bias Instability in Gate-First and Gate-Last InGaAs Channel n-MOSFETs, S. Deora, G. Bersuker, T. Kim, D.-H. Kim, C. Hobbs, P.D. Kirsch, K.C. Sahoo*, and A.S. Oates*, , SEMATECH, *TSMC

Break

SESSION 3D - MEMS SENSOR RELIABILITY AND COMPOUND/OPTOELECTRONICS

3D.1
Double-Sampling Architectures (Invited), M. Nicolaidis, TIMA (CNRS, Grenoble INP, UJF)

3D.2

Error-Resilient Design Techniques for Reliable and Dependable Computing (Invited), S. Das, D. Bull, and P. Whatmough, ARM Ltd.

3D.3 Resilient and Adaptive Circuits for Voltage, Temperature, and Reliability Guardband Reduction (Invited), C. Tokunaga, J. Ryan, T. Karnik, and J. Tschanz, Intel Corporation

3D.4 Reliability Issues in GaN and SiC Power Devices (Invited), T. Ueda, Panasonic Corporation

SESSION 3E - 3D/TSV RELIABILITY

3E.1 Impact of Cu TSVs on BEOL Metal and Dielectric Reliability, Y. Li, K. Croes, N. Nabiollahi*, S. Van Huylenbroeck, M. Gonzalez, D. Velenis, H. Bender, A. Jourdain, M. Pantouvaki, M. Stucchi, K. Vanstreels, M. Van De Peer, J. De Messemaeker, C. Wu*, G. Beyer, I. De Wolf* and E. Beyne, Imec, *also with the University of Leuven

3E.2 Mass Transport-Induced Failure in Direct Copper (Cu) Bonding Interconnects for 3-D Integration - The electromigration Point of View, S. Moreau, Y. Beilliard, P. Coudrain*, D. Bouchu, R. Taibi, and L. Di Cioccio, CEA, LETI, *STMicroelectronics

3E.3 Effects of Sidewall Scallops on Open Tungsten TSVs, L. Filipovic, R.L. de Orio, S. Selberherr, A. Singulani*, F. Roger* and R. Minixhofer*, TU Wien, *ams AG

3E.4 Impacts of Cu Contamination in 3D Integration Process on Memory Retention Characteristics in Thinned DRAM Chip, K. Lee, S. Tanikawa, H. Naganuma, J. Bea, M. Murugesan, T. Fukushima, T. Tanaka and M. Koyanagi, Tohoku University

SESSION 3F - FAILURE ANALYSIS

3F.1 Fundamentals and Future Applications of Laser Voltage Probing, U. Kindereit, Qualcomm Technologies, Inc.

3F.2 Backside Device Physical Analysis for Yield and Reliability of Advanced Bulk-Si CMOS ICs, Y. Li and H. Marks, nVidia Corporation

3F.3

A Novel Analysis of Oxide Breakdown Based on Dynamic Observation using Ultra-High Speed Video Capturing Up to 10,000,000 Frames Per Second, R. Kuroda, F. Shao, D. Kimoto, K. Furukawa, H. Sugo, T. Takeda, K. Miyauchi, Y. Tochigi, A. Teramoto and S. Sugawa, Tohoku University

3F.4 Measuring Propagation Delays of Critical Paths Using Time-Resolved LADA, K. Erington, D. Bodoh, K. Serrels*, C. Nemirow*, N. Leslie*, T. Lundquist*, P. Vedagarbha*, C. Farrell** and D. Reid**, Freescale Semiconductor Inc., *DCG Systems Inc., **Heriot-Watt University

SESSION 4A - TRANSISTOR - FAILURE ANALYSIS

4A.1 Modeling of Transient and Static Components of Intrinsic Emission from VLSI Circuits, A. Bahgat Shehata, F. Stellari, A. Weger and P. Song, IBM T.J. Watson Research Center

4A.2 Energy Driven Modeling of OFF-state and Sub-Threshold Degradation in Scaled NMOS Transistors, D. Varghese, M. Nandakumar, S. Tang, V. Reddy, and S. Krishnan, Texas Instruments Incorporated

4A.3 Origin and Implication of Hot Carrier Degradation of Gate-all-around III-V MOSFETs, S.H. Shin, M. Wahab, M. Masuduzzaman, M. Si, J. Gu, P.D. Ye, M.A. Alam, Purdue University

4A.4 Self-Heating Effect in FinFETs and its Impact on Devices Reliability Characterization, S.E. Liu, J.S. Wang, Y.R. Lu, D.S. Huang, C.F. Huang, W.H. Hsieh, J.H. Lee, Y.S. Tsai, J.R. Shih, Y.-H. Lee and K. Wu, Taiwan Semiconductor Manufacturing Company

4A.5 A Unified Perspective of RTN and BTI, T. Grasser, K. Rott*, H. Reisinger*, M. Wautl, J. Franco**, B. Kaczer** and H. Reisinger*, TU Wien, *Infineon, **imec

4A.6 Analyzing Correlation Between Multiple Traps in RTN Characteristics, T. Obara, A. Teramoto, A. Yonezawa, R. Kuroda, S. Sugawa, and T. Ohmi, Tohoku University

SESSION 4B - ELECTRONIC SYSTEMS RELIABILITY

4B.1 The Role of Hardware Security in Product Reliability (Invited), K. Bernstein

4B.2

Simulation-Based Reliability Evaluation for Analog Applications, E. Weber and K. Echtele, University of Duisburg-Essen

4B.3
Analysis of Reliability/Performance Trade-off in Solid State Drives, L. Zuolo, C. Zambelli, R. Micheloni*, D. Bertozzi and P. Olivo, Università di Ferrara, *PMC Sierra Italy

4B.4
Impact of Sum of Failure Rates (SOFR) Model on Thermal Design in SOCs for Next Generation Game Consoles, K. Maitra, T. Ngyuen, B. Langendorf, J. Purtell, S. Dixit, S. Chen, N. Liu, M. McCormack, R. Gannamani, R. Jensen, A. Marathe, and R. Master, Microsoft Corporation

4B.5
Collaborative Approach For Practical Modeling of Microcircuit Failures in High-Reliability Applications, D. Sunderland, A. Touw, L. Bechtold, D. Redman**, B. Tawfellos*** and F. Moliere^, Boeing Space & Intelligence Systems,*Boeing Commercial Airplanes, **Aerospace Vehicle Systems Institute, ***Honeywell Aerospace, ^Airbus Group Works

4B.6
Hard Disk Drive Failure Physics and the Reliability Process for Consumer Electronics Applications (Invited), B. Hiller

SESSION 4C - ESD AND LATCHUP

4C.1
Novel Area-Efficient Technique for Improving ESD Performance of Drain Extended Transistors, A. Appaswamy, F. Farbiz and A. Salman, Texas Instruments

4C.2
Improvement on CDM ESD Robustness of High-Voltage Tolerant nLDMOS SCR Devices by Using Differential Doped Gate, S.-H. Chen, D. Linten, M. Scholz, G. Hellings, R. Boschke, G. Groeseneken, Y.-C. Huang*, and M.-D. Ker*, imec, *National Chiao Tung University

4C.3
Monolithic ESD Protection for Distributed High Speed Applications in 28-nm CMOS Technology, J. Salcedo, S. Parthasarathy and J.-J. Hajjar, Analog Devices, Inc.

4C.4
Design of a Low Leakage ESD Clamp for High Voltage Supply in 65nm CMOS Technology, S. Parthasarathy, J.A. Salcedo, J.-J. Hajjar, Analog Devices, Inc.

4C.5

Novel Dual Direction PNP with Self-bias Ring Structure, T.-C. Tsai, J.-W. Lee, M.-F. Tsai, Y.-F. Chang, S.-M. Cheng and M.-H. Song, TSMC

POSTER PRESENTATIONS

PS.BD1

Electrical Breakdown in Polymers for BEOL Applications: Dielectric Heating and Humidity Effects, S. Palit and M.A. Alam, Purdue University

PS.BD2

Tunneling Currents and Reliability of Atomic-Layer-Deposited SiBCN for Low- κ Spacer Dielectrics, R. Southwick III, R. Sathiyarayanan, M. Bajaj, S. Mehta, T. Yamashita, S. Gundapaneni, R.K. Pandey, E. Wu, K.V.R.M. Murali, S. Cohen and J. Stathis, IBM

PS.BD3

TDDDB At Low Voltages: An Electrochemical Perspective, R. Muralidhar, T. Shaw, F. Chen*, P. Oldiges**, D. Edelstein, S. Cohen, R. Achanta*, G. Bonilla, M. Bazant**, IBM Thomas J. Watson Research Center, *IBM Microelectronics, **Massachusetts Institute of Technology

PS.BD4

Low-Field TDDDB Reliability Data to Enable Accurate Lifetime Predictions, E. Liniger, S. Cohen and G. Bonilla, IBM T.J. Watson Research Center

PS.BD5

Effect of Line-Overlay and Via-Misalignment on Dielectric Reliability for Different Patterning Schemes, K. Croes, I. Ciofi, D. Kocaay, Z. Tokei and J. Bommels, imec

PS.CA2

DC / AC BTI Variability of SRAM Circuits Simulated Using a Physics-Based Compact Model, T. Naphade, P. Verma, N. Goel and S. Mahapatra, Indian Institute of Technology Bombay

PS.CA3

On-Chip Aging Compensation for Output Driver, V. Kumar, STMicroelectronics Pvt. Ltd.

PS.CA4

Universal NBTI Model and Its Application for High Frequency Circuit Simulation, C. Ma, H.J. Mattausch, M. Miura-Mattausch, K. Matsuzawa*, T. Hoshida*, M. Imade*, R. Koh*, and T. Arakawa*, Hiroshima University, *Semiconductor Technology Academic Research Center

PS.CA5

Scaling of BTI Reliability in Presence of Time-Zero Variability – Pathfinding from Planar FET to Advanced 3-D FinFET Nodes, H. Kükner*, P. Weckx*, J. Franco, M. Toledano-Luque, M. Cho, B. Kaczer, P. Raghavan, D. Jang, K. Miyaguchi, M. Garcia Bardon, F. Catthoor*, L. Van der Perre*, R. Lauwereins* and G. Groeseneken*, imec, *also with KU Leuven

PS.CA6

A Reliability Lab-on-chip Using Programmable Arrays, P. Pfeifer, B. Kaczer* and Z. Pliva, Technical University of Liberec, *imec

PS.CA7

A Physical and Scalable Aging Model For Digital Library Characterization, H. Kufluoglu, C. Cirba, M. Chu, M. Chen, S. Datla and V. Reddy, Texas Instruments

PS.CA8

System-Level Modeling of Microprocessor Reliability Degradation Due to BTI and HCI, C.-C. Chen, S. Cha, T. Liu, and L. Milor, Georgia Institute of Technology

PS.CA10

The Impact of High V_{th} Drifts Tail And Real Workloads on SRAM Reliability, D. Angot, V. Huard, M. Quoirin, X. Federspiel, S. Haendler, M. Saliva and A. Bravaix*, STMicroelectronics, *IM2NP-ISEN

PS.CD1

Comprehensive Analysis of the Degradation Mechanism of AlGaIn/GaN HEMTs Under On-State and High Temperature Stress, C. Zeng, Y.S. Wang, X.Y. Liao, R.G. Li, Y. Chen, P. Lai, X.L. Lin, Y. Huang, Y.F. En, The 5th Electronics Research Institute of the Ministry of Industry and Information Technology

PS.CD2

Characterization and Modelling of Interface States in Al_2O_3 /AlGaIn/GaN Metal-Oxide-Semiconductor Structure by Dynamic Capacitance Dispersion Technique, X.-y. Liao, P. Lai, C. Zeng, Y.-s. Wang, R.-g. Li, X.-l. Li, Y.-f. En and K. Zhang*, Science and Technology on Reliability Physics and Application of Electronic Component Laboratory, *The 5th Electronics Research Institute of the Ministry of Industry and Information Technology, *Xidian University

PS.CD3

Enhancement of Off-State Breakdown Voltage in AlGaIn/GaN HEMTs Using a High-k Thick Passivation Layer, H. Hanawa, A. Nakajima and K. Horio, Shibaura Institute of Technology

PS.CD4

Trap-Related Parametric Shifts under DC Bias and Switched Operation Life Stress in Power AlGaIn/GaN HEMTs, S. Khalil, L. Ray, M. Chen, R. Chu, D. Zehnder, A. Garrido, M. Munsu, S. Kim, B. Hughes, K. Boutros, R. Kaplar*, J. Dickerson, S. DasGupta*, S. Atcity*, and M. Marinella*, HRL Laboratories, *Sandia National Laboratories

PS.CD5

TDDB Breakdown of $th-SiO_2$ on 4H-SiC : 3D SEM Failure Analysis, M. Hayashi, K. Tanaka, H. Hata, H. Sorada, Y. Kanzawa and K. Sawada, Panasonic Co., Ltd

PS.CD6

Electrical Characterization and Reliability Analysis of Al_2O_3 /AlGaIn/GaN MISH Structure, J. Wu, X. Lu, S. Ye, J. Park, and D. Streit, University of California, Los Angeles

PS.CD7

Different Gate Current Degradation Mechanisms in AlGaIn/GaN High Electron Mobility Transistors, W. Chen, X. Ma, B. Hou, J. Zhu, J. Zhang and Y. Hao, Xidian University

PS.CD8

Observation of Threshold Voltage Instabilities in AlGaInGaIn MIS HEMTs, K. Zhang, X. Ma and Y. Hao, Xidian University

PS.CD11

High-Voltage Double-Pulsed Measurement System for GaN-Based Power HEMTs, D. Bisi, A. Stocco, M. Meneghini, F. Rampazzo, A. Cester, G. Meneghesso and E. Zanoni, University of Padova

PS.CP2

On the Prediction of Optimal Baking Schedules in Plastic SMD Microelectronic Devices, K. Chooi Lee and P. Alpern*, Infineon Technologies Asia Pacific Pte Ltd., *Infineon Technologies AG

PS.EL1

Improving ESD Robustness of Stacked Diodes with Embedded SCR for RF Applications in 65-nm CMOS, C.-Y. Lin, M.-L. Fan*, M.-D. Ker*, L.-W. Chu**, J.-C. Tseng** and M.-H. Song**, National Taiwan Normal University, *National Chiao Tung University, **Taiwan Semiconductor Manufacturing Company

PS.EL2

Evaluation of Geometry Layout and Metal Pattern to Optimize ESD Performance of Silicon Controlled Rectifier (SCR), Z. Wang and J. Liou, University of Central Florida

PS.EL3

Lower Trigger Voltage Design For ESD Protection Device Applied In PMIC Application, Y.-N. He, L.-A. Chen, T.-H. Tang and K.-C. Su, United Microelectronics Corp.

PS.EL4

A Voltage Base Electrothermal Model For The Interconnection And E-Fuse Under The DC And Pulse Stresses, J.-H. Lee, M. Prabhu, N. Mahadeva Iyer, C.-H. Wu*, C.-H. Lien*, GLOBALFOUNDRIES Inc., *National Hsing-Hua University

PS.EL5

Study on ESD Protection Design with Stacked Low-Voltage Devices for High-Voltage Applications, C.-T. Dai and M.-D. Ker, National Chiao-Tung University

PS.ER1

New Methodology for Drift Analysis on Reliability Trial, M. De Tomasi, R. Enrici Vaion, L. Cola, P. Zabberoni and A. Mervic, STMicroelectronics

PS.ER2

Component and System Effective Lifetime & FIT Model in Advanced Technology, J.K.J. Lee and A. Haggag, Cisco Systems, Inc., Freescale Semiconductor, Inc.

PS.ER4

Is Your Silicon Reliable? A System Approach of Silicon Qualification Methodology, H. Yu, A. Curtis, A. Marathe and R. Master, Microsoft Corporation

PS.FA1

N-Contacts Degradation Analysis of White Flip Chip LEDs During Reliability Tests, B. Hamon, B. Bataillou, L. Mendizabal*, A. Gasse* and G. Feuillet*, Philips Lighting, *CEA Léti

PS.FA2

Imaging and Nanoprobing of Graphene Layers on Ni Damascene Interconnects by Conductive Atomic Force Microscopy, L. Zhang, T. Ishikura, M. Wada, M. Katagiri, D. Nishide, T. Matsumoto, N. Sakuma, A. Kajita and T. Sakai, Low-power Electronics Association & Project (LEAP)

PS.FA3

Time Resolved Emission Observation from Top Surface in Avalanche Breakdown of Power MOSFET, K. Endo, K. Norimatsu, K. Nakashima[^], T. Setoya, S. Nagamine, T. Nakamura*, K. Koshikawa*, and K. Nakamae**, Toshiba Corporation, *Hamamatsu Photonics K.K., **Osaka University, [^]Toshiba Information System and Technology Inc.

PS.FA4

Adaptive Grinding and Polishing of Packaged Integrated Circuits, S. Silverman and R. Chivas, Varioscale, Inc.

PS.GD1

Demonstrating Individual Leakage Path from Random Telegraph Signal of Stress Induced Leakage Current, A. Teramoto, T. Inatsuka, T. Obara, N. Akagawa, R. Kuroda, S. Sugawa and T. Ohmi, Tohoku University

PS.GD2

A Single Device Based Voltage Step Stress (VSS) Technique for Fast Reliability Screening, Z. Ji, J. Zhang, W. Zhang, X. Zhang, B. Kaczer*, S. De Gendt*, G. Groeseneken*, P. Ren**, R. Wang** and R. Huang**, Liverpool John Moores University, *IMEC, **Peking University

PS.GD3

Trap Generation in IL and HK Layers During BTI/TDDB Stress in Scaled HKMG N and P MOSFETs, S. Mukhopadhyay, K. Joshi, V. Chaudhary, N. Goel, S. De*, R.K. Pandey*, K.V.R.M. Murali* and S. Mahapatra, IIT Bombay, *SRDC, IBM, Bangalore

PS.GD4

Defect Density Evaluation in a High-k MOSFET Gate Stack Combining Experimental and Modeling Methods, F.M. Puglisi, D. Veksler, K. Matthews, G. Bersuker L. Larcher*, A. Padovani*, L. Vandelli*, and P. Pavan*, SEMATECH, *Università di Modena e Reggio Emilia

PS.GD5

Voltage Pulse Stress Effect on Gate Stack TDDB Distributions at Nanometric Scale: Consequence on Aging by ESD, R. Foissac, S. Blonkowski, M. Gros-Jean, and M. Kogelschatz*, STMicroelectronics, *University of Grenoble

PS.GD6

Frequency Dependence of TDDB & PBTI with OTF Monitoring Methodology In High-K/Metal Gate Stacks, A. Bezza, M. Rafik, D. Roy, X. Federspiel, P. Mora and G. Ghibaudo*, STMicroelectronics, *IMEP (UMR CNRS/INPG/UJF)

PS.IT1

Mechanism Exploration on Cu Interconnect Negative Resistance Shift During Stress Migration, X.F. Zhao, D. Wang, H. Gan, K. Zheng, J. Wu, V. Chang and W.-T.K. Chien, Semiconductor Manufacturing International Corporation

PS.IT2

Electromigration Analysis of Full-Chip Integrated Circuits with Hydrostatic Stress, P. Gibson, M. Hogan and V. Sukharev, Mentor Graphics

PS.IT3

Investigation of Vacancy Diffusion Path for Stress Migration Failure Mode in Highly Scaled Cu/Low-k Interconnects, S.-F. Chen, Y.R. Lu, J.H. Lin, Y.-H. Lee, H.C. Chang, Y.C. Wang, H. Li, Y. Lee, C.C. Chiu and K. Wu, Taiwan Semiconductor Manufacturing Company

PS.IT4

Reliability Performance of Different Layouts of Wide Metal Tracks, J. Kludt, K. Weide-Zaage, M. Ackermann*, C. Kovács* and V. Hein*, Gottfried Wilhelm Leibniz Universität Hannover, *X-FAB Semiconductor Foundries AG

PS.IT5

Model Based Method for Electro-Migration Stress Determination in Interconnects, E. Demircan and M. Shroff, Freescale Semiconductor Inc.

PS.IT6

Effect of Via Arrangement on Electromigration Performance, Z. Zhang, A. Basavalingappa, J. Lloyd, J. Tan* and P. Justison*, SUNY College of Nanoscale Science and Engineering, *GLOBALFOUNDRIES

PS.MY1

Stacked Etch-Induced Charge Loss in Hybrid Floating Gate Cells using High-k Inter-Gate Dielectric, M.B Zahid, L. Breuil, R. Degraeve, P. Blomme, C.-L. Tan, J. Lisoni, G. Van den bosch and J. Van Houdt, IMEC

PS.MY2

Investigation of Random Telegraph Noise Amplitudes in Hafnium Oxide Resistive Memory Devices, Y.T. Chung, Y.H. Liu, P.C. Su, Y.H. Cheng, T. Wang, and M.-C. Chen, National Chiao-Tung University

PS.MY3

Write Disturb Analyses on Half-Selected Cells of Cross-Point RRAM Arrays, H. Li, H.-Y. Chen*, Z. Chen, B. Chen, R. Liu, G. Qiu, P. Huang, F. Zhang, Z. Jiang*, B. Gao, L. Liu, X. Liu, S. Yu**, H.-S.P. Wong* and J. Kang, Peking University, *Stanford University, **Arizona State University

PS.MY4

Voltage-Dependent Random Telegraph Noise (RTN) in HfO_x Resistive RAM, S. Balatti, S. Ambrogio, A. Cubeta, A. Calderoni*, N. Ramaswamy* and D. Ielmini, Politecnico di Milano, *Micron Technology Inc.

PS.MY5

Instability of HfO₂ RRAM Devices: Comparing RTN and Cycling Variability, F.M. Puglisi, L. Larcher, P. Pavan, A. Padovani and G. Bersuker*, Università di Modena e Reggio Emilia, *SEMATECH

PS.MY6

Improved Data Retention Capability of Extremely Scaled Planar NAND Flash Memory Devices by Controlling Hydrogen Behavior, J.-H. Yoon, Y.-S. Kim, S.-S. Lee, H.-S. Kim, H.B. Lee, K.-P. Lee and I.-S. Cho, Samsung Electronics Co., Ltd.

PS.MY7

Bit Error Rate Analysis in Charge Trapping Memories for SSD Applications, A. Grossi, C. Zambelli and P. Olivo, Università di Ferrara

PS.MY8

Reliability Investigation of T-RAM Cells for DRAM Applications, H. Mulaosmanovic, G.M. Paolucci, C. Monzio Compagnoni, N. Castellani, G. Carnevale*, P. Fantini*, D. Ventrice*, S. Viganò*, A.M. Conti*, N. Righetti*, A. Spinelli, A. Lacaíta, A. Benvenuti* and A. Grossi*, Politecnico di Milano, *Micron Technology Inc.

PS.MY9

Stochastic Failure Model for Endurance Degradation in Vacancy Modulated HfO_x RRAM Using the Percolation Cell Framework, N. Raghavan, K. Leong Pey, D. Frey* and M. Bosman*, Singapore University of Technology and Design, *Massachusetts Institute of Technology, **A*STAR

PS.MY10

Energy Control Paradigm for Compliance-Free Reliable Operation of RRAM, P. Shrestha, D. Nminibapiel, J. Kim, J. Campbell, K. Cheung, S. Deora*, G. Bersuker* and H. Baumgart**, National Institute of Standards and Technology, SEMATECH, Old Dominion University

PS.PI1

New Circuit Model For Investigating Plasma Damage In FDSOI Devices, M. Akbal, G. Ribes, T. Poiroux**, J.-P. Carrere and L. Vallier*, STMicroelectronics, *University of Grenoble Alpes, **LETI

PS.PI2

Defect Formation in III-V Fin Grown by Aspect Ratio Trapping Technique: A First-Principles Study, H. Minari, S. Yoshida, K. Sawada, M. Nakazawa, G. Pourtois*, C. Merckling*, N. Waldron*, W. Guo*, S. Jiang*, N. Collaert*, E. Simoen*, D. Lin* and M. Caymax*, imec assignee from Sony Corp., *imec vzw

PS.PI3

Effect of I/O Oxide Process Optimization on the NBTI Dependence of T_{inv} Scaling for a 20 nm Bulk Planar Replacement Gate Process, C. Tian, G. La Rosa, W. Liu, M.-J. Jin**, W. Lai, S. Siddiqui, F. Guarin, H. Kothari***, W. McMahon^, S. Uppal^, B. Linder*, and V. Narayanan*, IBM Microelectronics, *IBM TJ Watson Research Center, **Samsung Electronics, ***STMicroelectronics, ^GLOBALFOUNDRIES

PS.PR1

System-Level Estimation of Threshold Voltage Degradation due to NBTI with I/O Measurements, S. Cha, C.-C. Chen and L. Milor, Georgia Institute of Technology

PS.PR2

Using Thermal Cycle And Temperature / Voltage Testing To Reduce The Incidence of Resistive / Open Reliability Defects, A. Swift, IBM Microelectronics

PS.PR3

Set Level At Speed HTOL Test for Reliability Qualification of High Speed Mobile Applications, J. Park, W. Kim, T. Lee, D. Lee, J. Lim, J. Jeong, Y. Kim, K. Lee, J. Ryu, S.-C. Shin, H. Shin and S. Pae, Samsung Electronics Co., Ltd.

PS.PR4

Analysis of the Reliability Impact on High-k Metal Gate SRAM with Assist-Circuit, Y.T. Chiu, Y.F. Wang, Y. -H. Lee, Y.C. Liang, T.C. Wang, S.Y. Wu, C.C. Hsieh, and K. Wu, Taiwan Semiconductor Manufacturing Company

PS.PR5

Setting Use Conditions for Reliability Modeling, R. Kwasnick, P. Polasam and A. Lucero, Intel Corporation

PS.SE1

65 nm Fault Tolerant Latch Architecture Based on Transient Propagation Blocking, M. Glorieux, S. Clerc, G. Gasiot, J.-L. Autran* and P. Roche, STMicroelectronics, *Aix-Marseille University and CNRS

PS.SE2

Impact of Body Bias on Soft Error Tolerance of Bulk and Silicon on Thin Box Structure in 65-nm Process, K. Zhang, Y. Manzawa and K. Kobayashi, Kyoto Institute of Technology

PS.SE3

Preventing Single Event Latchup with Deep P-well on P-substrate, T. Uemura, T. Kato, R. Tanabe, H. Iwata, H. Matsuyama, M. Hashimoto*, K. Takahisa*, M. Fukuda* and K. Hatanaka*, Fujitsu Semiconductor Ltd., *Osaka University

PS.SE4

Utilizing Device Stacking for Area-Efficient Hardened SOI Flip-Flop Designs, J. Kauppila, T.D. Loveless, R. Quinn, J. Maharrey, M. Alles, M. McCurdy, R. Reed, B. Bhuvu, L. Massengill and K. Lilja*, Vanderbilt University, *Robust Chip, Incorporated

PS.SE5

Soft Error Rate Comparison of Various Hardened and Non-Hardened Flip-Flops at 28-nm Node, N. Gaspard, S. Jagannathan, Z. Diggins, N. Mahatme, T.D. Lo Holman, B. Narasimham*, A. Oates**, P. Marcoux***, N. Tam^, M. Vilchis^^, S.-J. Wen^^^, R. Wong^^^, Y.Z. Xu#, Vanderbilt University, *Broadcom Corporation, **TSMC, ***Avago Technologies, ^Marvell Semiconductor, ^^LSI Corporation, ^^Cisco Systems, Inc., #Altera Corporation

PS.SE6

SER/SEL Performances of SRAMs in UTBB FDSOI28 and Comparisons with PDSOI and BULK Counterparts, G. Gasiot, D. Soussan, M. Glorieux, C. Bottoni, and P. Roche, STMicroelectronics

PS.XT1

Similarity and Difference in Temperature Dependent Recovery of HCS and NBTI, Y. Yonamoto, Hitachi, Ltd.

PS.XT2

BTI Recovery in 22nm Tri-Gate Technology, S. Ramey, J. Hicks, L. Suriyasena* and S. Novak, Intel Corporation

PS.XT3

Frequency Dependence of NBTI in High-k/Metal-Gate Technology, M.-H. Hsieh, D. Maji, Y.-C. Huang, T.-Y. Yew, W. Wang, Y.-H. Lee, J.R. Shih and K. Wu, Taiwan Semiconductor Manufacturing Company, Ltd.

PS.XT4

Gate Bias Temperature Stress-Induced Off-state Leakage in nMOSFETs: Mechanism, Lifetime Model and Circuit Design Consideration, A.S. Teng, K.W. Lai, R. Tu, M.Y. Lee, A. Kuo, Y.-H. Chao, C.W. Lin, K.W. Liu, W.J. Tsai and C.Y. Lu, Macronix International Co., Ltd.

PS.XT5

The Effects of Biaxially-Tensile Strain to Properties of Si/SiO₂ Interface States Generated by Electrical Stress, W. Cai, M. Takenaka and S. Takagi, The University of Tokyo

PS.XT6

Process Dependence of AC/DC PBTI in HKMG n-MOSFETs, W. Liu, G. La Rosa, C. Tian, S. Boffoli, F. Guarin, W.L. Lai, V. Narayanan*, H. Kothari**, M. Jin***, S. Uppal^, and W. McMahon^, IBM Microelectronics, *IBM T. J. Watson Research Center, **STMicroelectronics, ***Samsung Electronics, ^GLOBALFOUNDRIES

PS.XT7

Combined Ramp Voltage Stress and Constant Voltage Stress for Optimal BTI Voltage Acceleration and Lifetime Modeling, B. Linder and T. Ando, IBM

PS.XT8

Experimental Validation of Self-Heating Simulations and Projections for Transistors in Deeply Scaled Nodes, E. Bury, B. Kaczer, P. Roussel, R. Ritzenthaler, K. Raleva*, D. Vasileska** and G. Groeseneken, imec, *University of Skopje, **Arizona State University

PS.XT10

On Electron-Trap Transformation and its Unexpected Frequency Dependence under Dynamic Positive-Bias Temperature Stressing, Z.Y. Tung, D.S. Ang and Y. Gao, Nanyang Technological University

PS.XT11

Comprehensive Experimental Study of NBTI under Compressive and Tensile Strain, W. Wu, C. Liu, J. Sun, Y. Shi and Y. Zhao*, Nanjing University, *Zhejiang University

PS.XT12

Energy-Driven Hot-Carrier Model in Advanced Nodes, W. Arfaoui, X. Federspiel, P. Mora, F. Monsieur, F. Cacho, D. Roy, and A. Bravaix*, STMicroelectronics, *ISEN – IM2NP

PS.XT13

A Reliable Method for the Extraction of the Lateral Position of Defects in Ultra-scaled MOSFETs, Y.Y. Illarionov, M. Bina, S.E. Tyaginov, K. Rott*, H. Reisinger*, B. Kaczer** and T. Grasser, TU Wien, *Infineon, **imec

PS.XT14

A New Efficient Method for Characterizing Time Constants of Switching Oxide Traps, S. Guo, P. Ren, R. Wang, Z. Yu, M. Luo, X. Zhang and R. Huang, Peking University

PS.XT15

Hot-Carrier Induced Dielectric Breakdown (HCIDB) Challenges of a New High Performance LDMOS Generation, C. Schlünder, W. Heinrigs, E. Landgraf, S. Aresu, H. Feick, M. Roehner, W. Gustin and C. Dahl, Infineon Technologies AG

PS.XT16

Physical Modeling of Hot-Carrier Degradation for Short- and Long-channel MOSFETs, S. Tyaginov, M. Bina, J. Franco*, D. Osintsev, O. Triebel, B. Kaczer*, and T. Grasser, Technische Universität Wien, *imec

PS.XT17

New Observations on the Random Telegraph Noise Induced V_{th} Variation in Nano-Scale MOSFETs: Impacts of Worst Bias Condition, BTI Aging Effects and Random Switching Property, C. Liu, K. Taek Lee, H. Lee, Y. Kim, S. Pae and J. Park, Samsung Electronics

PS.XT18

A Single-Trap Study of PBTI in SiON nMOS Transistors: Similarities and Differences to the NBTI/pMOS Case, M. Waltl, W. Goes, K. Rott*, H. Reisinger* and T. Grasser, TU Wien, *Infineon

PS.XT19

Mechanical Stress Effects on p-channel MOSFET Performance and NBTI Reliability, D.P. Ioannou and G. La Rosa, IBM Microelectronics

- 5A.1**
Electromigration Simulation at Circuit Levels (Invited), C.M. Tan, Nanyang Technological University
- 5A.2**
Electromigration Failure of Circuit – Like Interconnects: Short Length Failure Time Distributions with Active Sinks and Reservoirs, A. Oates and M.H. Lin, TSMC Ltd.
- 5A.3**
Interconnects Exhibiting Enhanced Electromigration Short-Length Effects by Line Width Variation, R. Filippi, P.-C. Wang, A. Kim, B. Redder, and C.-K. Hu*, IBM Systems and Technology Group, *T.J. Watson Research Center
- 5A.4**
Variability Challenges To Electromigration (Em) Lifetime Projections, B. Li, R. Filippi and C. Christiansen, IBM Systems and Technology Group
- 5A.5**
Scaling Effects on Microstructure and Electromigration Reliability for Cu and Cu(Mn) Interconnects, L. Cao, L. Zhang, P.S. Ho, P. Justison*, and M. Hauschildt*, University of Texas at Austin, *GLOBALFOUNDRIES

SESSION 5B - GATE DIELECTRICS

- 5B.1**
Dynamic off-State TDDB of Ultra Short Channel HKMG nFETS and its Implications on CMOS Logic Reliability, S. Kupke, S. Knebel, S. Rahman, S. Slesazek, T. Mikolajick, R. Agaiby*, and M. Trentzsch*, Namlab gGmbH TU, *GLOBALFOUNDRIES
- 5B.2**
Time-Dependent Clustering Model versus Combination-Based Approach for BEOL/MOL and FEOL Non-Uniform Dielectric Breakdown: Similarities and Disparities, E. Wu, B. Li, J. Stathis and C. LaRow, IBM Research Division
- 5B.3**
Activation of Electrically Silent Defects in the High-k Gate Stack, D. Veksler, G. Bersuker, M.B. Watkin*s, and A. Shluger*, SEMATECH, *University College London
- 5B.4**
Impact of Ionic Drift and Vacancy Defect Passivation on TDDB Statistics and Lifetime Enhancement of Metal Gate High- κ Stacks, N. Raghavan, K. Leong Pey, D. Frey* and M. Bosman**, Singapore University of Technology and Design, *Massachusetts Institute of Technology, **A*STAR
- 5B.5**
The Physical Mechanism Investigation of AC TDDB Behavior in Advanced Gate Stack, C.L. Chen, S.W. Chang, S.C. Chen, Y.-H. Lee, Y.W. Lee, D.S. Huang, J.R. Shih and K. Wu, Taiwan Semiconductor Manufacturing Company, Ltd.

SESSION 5C - MEMS SENSOR RELIABILITY

- 5C.1**
Study of Charge Injection and Trapping Mechanisms Responsible for Dielectric Charging in MEMS Switches (Invited), F. Souchon
- 5C.2**
Reliability of High-Q Micromechanical Resonators, F. Ayazi, Georgia Institute of Technology
- 5C.3**
Dielectric Charging Characterization in MEMS Switches with Insulator-Insulator Contact, D. Molinero, S. Cunningham, D. DeReus and A. Morris, Wispry, Inc.
- 5C.4**
Induced Charging Phenomena on SiN_x Dielectric Films Used in RF MEMS Capacitive Switches, M. Koutsourelis, L. Michalakis and G. Papaioannou, University of Athens
- 5C.5**
Influence of Temperature Distribution on Behavior, Modeling, and Reliability of BAW Resonators, A. Tag, R. Weigel, A. Hagelauer, B. Bader*, C. Huck*, M. Pitschi*, K. Wagner*, D. Karolewski**, and C. Schäffel**, University of Erlangen-Nuremberg, *TDK Corporation, **Institut für Mikroelektronik- und Mechatronik-Systeme gemeinnützige GmbH

SESSION 5D - CIRCUIT AGING SIMULATION/CIRCUITS RELIABILITY

- 5D.1**
A New Gate Pattern Measurement For Evaluating The BTI Degradation In Circuit Conditions, A. Subirats, X. Garros, J. Cluzel, J. El Hussein, F. Cacho**, X. Federspiel**, V. Huard**, M. Rafik**, G. Reibold, O. Faynot and G. Ghibaudo*, CEA-LETI, *STMicroelectronics, **IMEP-LAHC
- 5D.2**
Non-Monte-Carlo Methodology for High-Sigma Simulations of Circuits Under Workload-Dependent BTI Degradation—Application to 6T SRAM, P. Weckx, B. Kaczer*, H. Kukner, P.J. Roussel, P. Raghavan*, F. Catthoor* and G. Groeseneken*, Katholieke Universiteit Leuven, *imec vzw
- 5D.3**
AAS-Maps: Aging-Aware Sensitivity-Maps for Reliability Driven Analog Circuit Design, N. Hellwege, N. Heidmann, D. Peters-Drolshagen and S. Paul, University of Bremen
- 5D.4**
HCI/BTI Coupled Model: The Path For Accurate And Predictive Reliability Simulations, F. Cacho, P. Mora, W. Arfaoui, X. Federspiel and V. Huard, STMicroelectronics

5D.5

An LDMOS Hot Carrier Model for Circuit Reliability Simulation, G. Sasse, J. Claes and B. De Vries, NXP Semiconductors

SESSION 5E – MEMORY

5E.1

Modeling of Crystallization Kinetics in Phase Change Memories for Set and Read Disturb Regimes, N. Ciocchini and D. Ielmini, Politecnico di Milano

5E.2

Impact of Electrode Nature on the Filament Formation and Variability in HfO₂ RRAM, B. Traore, P. Blaise, E. Vianello, E. Jalaguier, G. Molas, J.-F. Nodin, L. Perniola, B. De Salvo and Y. Nishi*, CEA-LETI, *Stanford University

5E.3

Impact of SET and RESET Conditions on CBRAM High Temperature Data Retention, M. Barci, J. Guy, G. Molas, E. Vianello, A. Toffoli, J. Cluzel, A. Roule, M. Bernard, C. Sabbione, L. Perniola and B. De Salvo, CEA-LETI

5E.4

Reset-Induced Variability of Retention Characteristics in Phase Change Memory (PCM), M. Rizzi, N. Ciocchini, A. Montefiori*, M. Ferro**, A.L. Lacaita, P. Fantini**, and D. Ielmini, Politecnico di Milano, *Università degli Studi di Milano-Bicocca, **Micron Technology, R&D

5E.5

In Situ Biasing TEM Investigation of Resistive Switching Events in TiO₂-based RRAM, J. Kwon, Y. Picard, M. Skowronski, A. Sharma, and J. Bain, Carnegie Mellon University

SESSION 5F - SOFT ERRORS

5F.1

IRT: A Modeling System for Single Event Upset Analysis that Captures Charge Sharing Effects, K. Foley, N. Seifert, J.B. Velamala, W. Bennett*, and S. Gupta**, Intel Corporation, *Vanderbilt University, **Stanford University

5F.2

Impact of Technology Scaling on the Combinational Logic Soft Error Rate, N. Mahatme, N. Gaspard, T. Assis, S. Jagannathan, I. Chatterjee, D. Loveless, B. Bhuvu and L. Massengill, S.J. Wen*, R. Wong*, Vanderbilt University, *CISCO Systems Inc.

5F.3

Sensitivity of NOR Flash Memories to Wide-Energy Spectrum Neutrons During Accelerated Tests, M. Bagatin, S. Gerardin, A. Paccagnella, A. Visconti*, L. Chiavarone*, M. Calabrese* and C. Frost**, University of Padova, *Micron Technology, **Rutherford Appleton Laboratory

5F.4

High-Speed Pulsed-Hysteresis-Latch Design for Improved SER Performance in 20 nm Bulk CMOS Process, B. Narasimham, K. Chandrasekharan, J.K. Wang, G. Djaja, N. Gaspard*, N. Mahatme*, T. Assis* and B. Bhuvva*, Broadcom Corporation, *Vanderbilt University

5F.5

Heavy Ions Test Result on a 65nm Sparc-V8 Radiation-Hard Microprocessor, C. Bottoni, M. Glorieux, J.-M. Daveau, G. Gasiot, F. Abouzeid, S. Clerc, L. Naviner and P. Roche, STMicroelectronics, *COMELEC

SESSION 6A – TRANSISTOR

6A.1

Breakdown Mechanisms in MgO Based Magnetic Tunnel Junctions and Correlation with Low Frequency Noise (ESREF), S. Amara-Dababi, R.C. Sousa, H. Béa, C. Baraduc, K. Mackay*, B. Dieny, Spintec, University of Grenoble Alpes/CNRS/INAC-CEA, *Crocus Technology

6A.2

Suitability of High-k Gate Oxides for III-V Devices: A PBTI Study in $\text{In}_{0.53}\text{Ga}_{0.47}\text{As}$ Devices with Al_2O_3 , J. Franco, A. Alian, B. Kaczer, D. Lin, T. Ivanov, A. Pourghaderi, K. Martens, Y. Mols, D. Zhou, N. Waldron, S. Sioncke, T. Kauerauf, N. Collaert, A. Thean, M. Heyns and G. Groeseneken, imec

6A.3

SiGe Composition and Thickness Effects on NBTI in Replacement Metal Gate / High-k Technologies, P. Srinivasan, J. Fronheiser, K. Akarvardar, A. Kerber, L. Edge*, R. Southwick III*, E. Cartier*, and H. Kothari**, GLOBALFOUNDRIES Inc., *IBM SRDC, **STMicroelectronics

6A.4

A Comprehensive DC/AC Model for Ultra-Fast NBTI in Deep EOT Scaled HKMG p-MOSFETs, N. Goel, S. Mukhopadhyay, N. Nanaware, S. De*, R.K. Pandey*, K.V.R.M Murali* and S. Mahapatra, Indian Institute of Technology Bombay, *SRDC, IBM Bangalore

6A.5

Bias Temperature Instability Variation on SiON/Poly, HK/MG and Trigate Architectures, C. Prasad, M. Agostinelli, J. Hicks, S. Ramey, C. Auth, K. Mistry, S. Natarajan, P. Packan, I. Post S. Bodapati, M. Giles, S. Gupta, S. Mudanai, and K. Kuhn, Intel Corp.

6A.6

Correlation of BTI Induced Device Parameter Degradation and Variation in Scaled Metal Gate / High-k CMOS Technologies, A. Kerber and T. Nigam, GLOBALFOUNDRIES Inc.

SESSION 6B - CIRCUIT AGING SIMULATION/CIRCUITS RELIABILITY

6B.1

Circuit Speed Timing Jitter Increase in Random Logic Operation after NBTI Stress, G. Jiao, J. Lu, J. Campbell, J. Ryan, C. Cheung, C. Young* and G. Bersuker**, NIST, *University of Texas at Dallas, **SEMATECH

6B.2
Fast Characterization of PBTI and NBTI Induced Frequency Shifts under a Realistic Recovery Bias Using a Ring Oscillator Based Circuit, X. Wang, S.-h. Song, A. Paul and C.H. Kim, University of Minnesota

6B.3
The Impact of Hot Carrier Injection (HCI) on Voltage Control Oscillator Lifetime Prediction, C.-H. Ho, K.A. Jenkins*, H. Ainspan*, E. Ray* and P. Song*, Purdue University, *IBM Thomas J. Watson Research Center

6B.4
Adaptive Wearout Management With In-Situ Aging Monitors, V. Huard, F. Cacho, F. Giner, M. Saliva, A. Benhassain, D. Patel, N. Torres, S. Naudet and A. Jain, C. Parthasarathy, STMicroelectronics

6B.5
Fast Aging Degradation Rate Prediction During Production Test, X. Wang, L. Winemberg, A. Haggag, J. Chayachinda, A. Saluja and M. Tehranipoor*, Freescale Semiconductor Inc., *University of Connecticut

SESSION 6C - COMPOUND OPTO ELECTRONICS

6C.1
Correlating Reliability to Yield for Liftoff Metallization, W. Roesch and D. Hamada, TriQuint Semiconductor

6C.2
Threshold Voltage Instabilities in D-Mode GaN HEMTs for Power Switching Applications, G. Meneghesso, R. Silvestri, M. Meneghini, A. Cester, E. Zanoni, and G. Verzellesi, University of Padova, University of Modena and Reggio Emilia

6C.3
Enhancement of V_{th} Drift for Repetitive Gate Stress Pulses Due to Charge Feedback Effect in GaN MIS-HEMTs, P. Lagger, C. Ostermaier and D. Pogany*, Infineon Technologies Austria AG, *Vienna University of Technology

6C.4
Threshold Voltage Drift (PBTI) in GaN D-MODE MISHEMTs: Characterization of Fast Trapping Components, G. Lansbergen, K.Y. Wong, Y.S. Lin, J.L. Yu, F.J. Yang, C.L. Tsai and A. Oates, TSMC Ltd.

6C.5
Current Collapse in GaN Heterojunction Field Effect Transistors for High-Voltage Switching Applications, J. Joh, N. Tipirneni, S. Pendharkar and S. Krishnan, Texas Instruments

6C.6

Role of Buffer Doping and Pre-Existing Trap States in the Current Collapse and Degradation of AlGaN/GaN HEMTs, M. Meneghini, I. Rossetto, D. Bisi, A. Stocco, A. Cester, G. Meneghesso, E. Zanoni, A. Chini*, A. Pantellini**, and C. Lanzieri**, University of Padova, *University of Modena and Reggio Emilia, **Selex ES

Sunday Tutorials Table of Contents

- S1.1 CMOS Front-End Reliability (TDDDB), Jim Stathis, IBM Research Division
- S1.2 Bias Temperature Instability in HKMG MOSFETs: Characterization, Process Dependence, DC/AC Modeling and Stochastic Effects, Souvik Mahapatra, IIT Bombay
- S1.3 Hot-Carrier to Cold Carrier Issues in Nanoscale CMOS Nodes: From Energy Driven to Multiple Particle Regime, Alain Bravaix, ISEN, REER-IM2NP
- S1.4 CMOS FEOL Reliability in Advanced Nodes A Foundry Perspective, Biju Parameshwaran, GLOBALFOUNDRIES
- S2.1 GaN Device Reliability, Matteo Meneghini, University of Padova
- S2.2 Addressing Middle-of-the-Line Reliability Issues, Fen Chen, IBM Microelectronics
- S2.3 ProcessIntegration & Variability Interaction with BEOL Reliability, Oliver Abel, GLOBALFOUNDRIES and Martin Gall, Fraunhofer IKTS
- S2.4 Organic Devices Reliability, Andrea Cester, University of Padova
- S3.1 Unified Approach for Simulation of Statistical Reliability in Nanoscale CMOS Transistors from Devices to Circuits, Asen Asenov, GSS-University of Glasgow
- S3.2 Reliable Design of CMOS Circuits in Scaled CMOS Technology, Kaushik Roy, Purdue University
- S3.3 DFT and DFY for 14nm and Beyond, Yervant Zorian, Synopsys (Presentation Not Available)
- S3.4 Single Event Effects Modelling Across Various Design Abstraction Levels, Enrico Costenaro and Dan Alexandrescu, iROC (Presentation Not Available)
- S4.1 Reliability Qualification Strategies, Fred Kuper, NXP
- S4.2 Reliability and Failure Analysis of Automotive Semiconductors, Noboru Nose and Akira Mikami, Toyota Motor Corporation
- S4.3 Space Reliability, Yuan Chen, NASA
- S4.4 Product Reliability Seminar, Stuart Douglas and Ajay Kamath, Google

Monday Tutorials Table of Contents

- M1.1 Tri-gate Transistor Reliability, Steven Ramey, Intel Corporation

- M1.2 UTBB FDSOI Reliability, Xavier Federpsiel, STMicroelectronics

- M1.3 Radiation Effects on Advanced Bulk, FINFET and SOI CMOS Technologies, Mike Alles, Vanderbilt University, Soft Errors in Newest BULK, FinFet and SOI Technologies, Philip Roche, STMicroelectronics

- M2.1 GaN PowerFETs, Kikkawa Toshi, Transphorm

- M2.2 3D-Integration Reliability, Kristof Croes, imec

- M2.3 Chip-Package Interaction, Dirk Breuer, GLOBALFOUNDRIES

- M3.1 Reliability Leveraging at Architectural Level: Towards Early Predictions of Ageing in MPSoc, Olivier Heron, CEA-LIST&LETI

- M3.2 Defect-Centric Perspective of Device and Circuits Reliability, Ben Kaczer, imec

- M3.3 Latch-up in CMOS Process, Jian-Hsing Lee and Natarajan Mahadevaiyer, GLOBALFOUNDRIES

- M4.1 Understanding Application of Environments, Mission and User Profiles to Avionic Reliability, Russel Morris, The Boeing Company

- M4.2 Networking Reliability, Part 1: Component Reliability - Amr Haggag, FSL, Part 2: System Reliability - Jerry Lee, CISCO

- M4.3 Computer Reliability: Establishing Goals and Use Conditions for IC Reliability Engineering, Robert Kwasnick and Alan Lucero, Intel Corporation