

TABLE OF CONTENTS

Keynote – From “Star Trek” to “Avatar”: Microelectronics Reliability in the 21st Century, Carl McCants, DARPA

ESREF Presentation, Michael Nelhiebel, Infineon

SESSION 2A: MEMORY

- 2A.1 Assessment of Distributed-Cycling Schemes on 45nm NOR Flash Memory Arrays, C. Miccoli, C. M. Compagnoni, L. Chiavarone*, S. Beltrami*, A. L. Lacaita, A. S. Spinelli, A. Visconti*, Politecnico di Milano, *Micron
- 2A.2 Impact of Program/Erase Stress Induced Hole Current on Data Retention Degradation for MONOS Memories, S. Fujii, R. Fujitsuka, K. Sekine, H. Kusai, K. Sakuma, M. Koyama, Toshiba Corporation
- 2A.3 Reliability Study of Magnetic Tunnel Junction with Naturally Oxidized MgO Barrier, C. Yoshida, T. Sugii, Low-power Electronics Association & Project

SESSION 2B: PROCESS INTEGRATION/3D/TSV

- 2B.1 Copper Through Silicon Via (TSV) for 3D Integration (Invited), C. Kothandaraman, IBM Systems & Technology Group
- 2B.2 Assembly Process Integration Challenges and Reliability Assessment of Multiple 28nm FPGA Assembled on a Large 65nm Passive Interposer (Invited), R. Chaware, K. Nagarajan, K. Ng, S.Y. Pai, Xilinx, Inc.
- 2B.3 Impact of Through Silicon Vias on Front-End-of-Line Performance After Thermal Cycling and Thermal Storage, V. Cherman, J. De Messemaeker, K. Croes, B. Dimcic, G. Van der Plas, I. De Wolf, G. Beyer, B. Swinnen, E. Beyne, IMEC
- 2B.4 Impact of Cu Diffusion from Cu Through-Silicon Via (TSV) on Device Reliability in 3-D LSIs Evaluated by Transient Capacitance Measurement, K. Lee, J. Bea, Y. Ohara, T. Fukushima, T. Tanaka, M. Koyanagi, Tohoku University

SESSION 2C: COMPOUND/OPTOELECTRONICS

- 2C.1 Reliability of AlGa_N HEMTs (Invited), U. Mishra, University of California, Santa Barbara
- 2C.2 Impact of Hot Electrons on the Reliability of AlGa_N/Ga_N High Electron Mobility Transistors, M. Meneghini, A. Stocco, R. Silvestri, N. Ronchi, G. Meneghesso, E. Zanoni, University of Padova
- 2C.3 Direct Correlation Between Specific Trap Formation and Electrical Stress-Induced Degradation in MBE-grown AlGa_N/Ga_N HEMTs, A. Sasikumar, A. Arehart, S. Ringel, S. Kaun*, M. H. Wong*, U. Mishra*, J. Speck*, The Ohio State University, *University of California, Santa Barbara
- 2C.4 Long Duration High Temperature Storage Test on Ga_N HEMTs, F. Vitobello, A. Barnes,

European Space Agency

SESSION 2D: FAILURE ANALYSIS

- 2D.1 Comparison of Applications of Laser Probing, Laser-Induced Circuit Perturbation and Photon Emission for Failure Analysis and Yield Enhancement (Invited), S. Kasapi, R. Ng, J. Liao, W. Lo, B. Cory, H. Marks, NVIDIA
- 2D.2 Near-Infrared Photon Emission Spectroscopy of a 45 nm SOI Ring Oscillator, U. Kindereit, , A.J. Weger, F. Stellari, P. Song, H. Deslandes*, T. Lundquist*, P. Sabbineni*, IBM T.J. Watson Research Center, *DCG Systems
- 2D.3 A Simple Visualizing Technique of Impurity Diffusion Layer Using Porous Silicon Phenomena, N. Yamaguchiya, Y. Hirose, N. Nakanishi*, H. Maeda*, E. Yoshida*, T. Katayama*, T. Koyama*, Renesas Semiconductor Eng. Corp., *Renesas Electronics Corp.
- 2D.4 Direct Observation of Boron Dopant Fluctuation by Site-Specific Scanning Spreading Resistance Microscopy, L. Zhang, A. Kinoshita, S. Takeno, K. Suguro, I. Mizushima, S. Mori, K. Yamamoto, J. Koga, Y. Mitani, K. Hara, Y. Hayase, S. Ogata, Toshiba Corporation
- 2D.5 A Study of Junction Photocurrent Changes Caused by Defective Gate Oxide, H.S. Lin, United Microelectronics Corporation, Ltd.
- 2D.6 Pulsed Laser Assisted Chemical Etch for Analytic Surface Preparation, R. Chivas, S. Silverman, N. Dandekar, Varioscale, Inc.

SESSION 2E: CHIP-PACKAGE INTERACTION

- 2E.1 CPI Challenges to BEOL at 28 nm Node and Beyond (Invited), V. Ryan, D. Breuer, H. Geisler, D. Kioussis, M. Lehr, J. Paul, K. Machani, C. Shah, S. Kosgalwies, L. Lehmann, J. Lee, F. Kuechenmeister, T. Ryan, K. Karimanal, Globalfoundaries
- 2E.2 Low-k - Package Integration Challenges and Options for Reliability Qualification (Invited), A. Lucero, G. Yu, D. Huitink, Intel
- 2E.3 FET Arrays as CPI Sensors for 3D Stacking and Packaging Characterization, A. Ivankovic, V. Cherman, G. Van der Plas, B. Vandeveldel, G. Beyer, E. Beyne, I. De Wolf, D. Vandepitte*, IMEC, *KU Leuven
- 2E.4 Die-Package Stress Interaction Impact on Transistor Performance (Invited), G. Leatherman, J. Xu, J. Hicks B. Kilic, D. Pantuso, Intel Corporation
- 2E.5 Electromigration Degradation Mechanism Analysis of SnAgCu Interconnects for eWLB Package, T. Frank, C. Chappaz, L. Arnaud, X. Federspiel, F. Colella, E. Petitprez, L. Anghel*, STMicroelectronics, *TIMA Laboratory
- 2E.6 The Impact of 45 to 28nm Node-Scaling on the Electromigration of Flip-Chip Bumps, C. Hau-Riege, Y.-W. Yau, L. Zhao, Qualcomm

SESSION 2F: CIRCUITS RELIABILITY

- 2F.1 Goldilocks Failures: Not Too Soft, Not Too Hard (Invited), S. Nassif, V.B. Kleeberger*, U. Schlichtmann*, IBM Corporation, *Technische Universität München
- 2F.2 Aging Statistics Based on Trapping/De trapping: Silicon Evidence, Modeling and Long-Term Prediction, J. B. Velamala, K. B. Sutaria, T. Sato*, Y. Cao, Arizona State University, *Kyoto University
- 2F.3 An Analysis of the Benefits of NBTI Recovery Under Circuit Operating Conditions, H. Kuflluoglu, C. Chancellor, M. Chen, V. Reddy, Texas Instruments
- 2F.4 HCI vs. BTI? – Neither One’s Out. (Invited), C. Schlünder, S. Aresu, G. Georgakos, W. Kanert, H. Reisinger, K. Hofman, W. Gustin, Infineon Technologies, AG
- 2F.5 Impact of Interconnect Length on BTI and HCI Induced Frequency Degradation, X. Wang, P. Jain, D. Jiao, C. Kim, University of Minnesota
- 2F.6 Usage-Based Degradation of SRAM Arrays Due to Bias Temperature Instability, A. Bansal, J.-J. Kim, R. Rao, IBM T.J. Watson Research Center

SESSION 3A: BEOL DIELECTRICS

- 3A.1 Tailoring Dielectric Materials for Robust BEOL Reliability (Invited), G. Bonilla, T.M. Shaw, E.G. Liniger, S. Cohen, E. Huang, H. Shobha*, C.J. Penny*, E.T. Ryan**, S.M. Gates, A. Grill, IBM Research, *IBM in Albany Nanotech Research Center, ** GLOBALFOUNDRIES
- 3A.2 Reliability of Porous Low-k Dielectrics Under Dynamic Voltage Stressing, S.-C. Lee, A. S. Oates, TSMC
- 3A.3 Experimental Confirmation of Electron Fluence Driven, Cu Catalyzed Interface Breakdown Model For Low-K TDDB, F. Chen, J. Gambino, M. Shinosky, Y. Wang, T. Kane, J. Aitken, E. Huang*, S. Cohen*, C.C. Yang*, D. Edelstein*, D. Kioussis , IBM Microelectronics, *IBM T.J. Watson Research Center, **GLOBALFOUNDRIES
- 3A.4 Study of TDDB Reliability in Misaligned Via Chain Structures, W. Liu, Y. K. Lim, J. B. Tan, W. Y. Zhang, H. Liu, S. Y. Siah, GLOBALFOUNDRIES
- 3A.5 Back-End Dielectrics Reliability Under Unipolar and Bipolar AC-Stress, E. Chery, X. Federspiel, G. Beylier, C. Besset, D. Roy, F. Volpi*, J.-M. Chaix*, STMicroelectronics, *INP-CNRS

SESSION 3B: TRANSISTORS/TFTS

- 3B.1 28nm Node Bulk vs FDSOI Reliability Comparison (Invited), X. Federspiel, D. Angot, M. Rafik, F. Cacho, A. Bajolet, N. Planes, D. Roy, . Haond, F. Arnaud, STMicroelectronics
- 3B.2 Impact of Backside Interface on Hot Carriers Degradation of Thin Film FDSOI Nmosfets, L. Brunet, X. Garros, A. Bravaix**, A. Subirats, F. Andrieu, O. Weber, P. Scheiblin, M. Rafik*, E. Vincent*, G. Reimbold, CEA-Leti, * STMicroelectronics, **ISEN-IM2NP
- 3B.3 Simulation and Modeling of Hot Carrier Degradation of Cascoded NMOS Transistors for Power

Management Applications, D. Varghese, G. Mathur, V. Reddy, J. Heater, S. Krishnan, Texas Instruments

- 3B.4 Understanding of Hot-Carrier-Injection Induced IDLIN Kink Effect in Sub-100nm HV NLD MOS, D.J. Wu, D. Maji, J. R. Shih, Y.-H. Lee, C.C. Liu, Y.H. Huang, R. Ranjan, K. Wu, Taiwan Semiconductor Manufacturing Company, Ltd.
- 3B.5 Statistical Analysis of Random Telegraph Noise Reduction Effect by Separating Channel From the Interface, A. Yonezawa, A. Teramoto, R. Kuroda, H. Suzuki, S. Sugawa, T. Ohmi, Tohoku University

SESSION 3C: SOFT ERRORS

- 3C.1 Technology Scaling and Soft Error Reliability (Invited), L.W. Massengil, Vanderbilt for Space and Defense Electronics
- 3C.2 Alpha-Induced Soft Errors in Floating Gate Flash Memories, M. Bagatin, S. Gerardin, A. Paccagnella, V. Ferlet-Cavrios*, Università di Padova, *ESA/ESTEC, TEC-QEC
- 3C.3 Scaling Effect and Circuit Type Dependence of Neutron Induced Single Event Transient, H. Nakamura*, T. Uemura**, K. Takeuchi*, T. Fukuda^, S. Kumashiro*, T. Mogami^^, MIRAI-Selete, now with *Renesas Electronics Corp., now with **Fujitsu Semiconductor Ltd., now with ^Toshiba Corp., nw with ^^NEC Corp., now with *Renesas Electronics Corp., now with **Fujitsu Semiconductor Ltd., now with ^Toshiba Corp., now with ^^NEC Corp.
- 3C.4 Experimental Characterization of Process Corners Effect on SRAM Alpha and Neutron Soft Error Rates, G. Gasiot, M. Glorieux, S. Uznanski, S. Clerc, P. Roche, STMicroelectronics
- 3C.5 Real-Time Soft-Error Testing of 40nm SRAMs, J.-L. Autran, S. Serre, D. Munteanu, S. Martinie, S. Semikh, S. Sauze, S. Usnanski*, G. Gasiot*, P. Roche*, Aix-Marseille University, *STMicroelectronics

SESSION 3D: COMPOUND/OPTOELECTRONICS

- 3D.1 GaN Power Devices and Reliability for Automotive Applications (Invited), T. Kachi, D. Kikuta, T. Uesugi, Toyota Central R&D Labs., Inc.
- 3D.2 Fundamental Failure Mechanisms Limiting Maximum Voltage Operation in AlGaN/GaN HEMTs, M. D. Hodge, R. Vetry, J.B. Shealy, RF Micro Devices
- 3D.3 Analysis and Prediction of Stability in Commercial, 1200 V, 33A, 4H-SiC MOSFETs, S. DasGupta, R. Kaplar, M. Marinella, M. Smith, S. Atcity, , Sandia National Laboratories
- 3D.4 Effects of Channel Hot Carrier Stress on III-V Bulk Planar MOSFETs, N. Wrachien, A. Cester, D. Bari, E. Zanoni, G. Meneghesso, Y. Qwu*, P.D. Ye*, University of Padova, *Purdue University

SESSION 3E: ESD AND LATCHUP

- 3E.1 Engineering Optimal High Current Characteristics of High Voltage DENMOS, A. Salman, F.

Farbiz, A. Appaswamy, H. Kunz, G. Boselli, M. Dissegna, Texas Instruments

- 3E.2 Exponential-Edge Transmission Line Pulsing for Snap-Back Device Characterization, N. Thomson, N. Jack, E. Rosenbaum, University of Illinois at Urbana - Champaign
- 3E.3 Layout Sensitivities of Transient External Latchup, A. Kripamidhi, E. Rosenbaum, University of Illinois at Urbana - Champaign
- 3E.4 Design and Fabrication of SiGe MEMS Structures with High Intrinsic ESD Robustness, S. Sangameswaran, V. Cherman, J. De Coster, A. Witvrouw, G. Groeseneken, I. De Wolf, IMEC

SESSION 3F: THERMO-MECHANICAL/MEMS

- 3F.1 NEMS Based Logic and Memory Circuits (Invited), J.E. Jang, G. Amaratunga, DGIST,*Cambridge University
- 3F.2 Robust Carbon-Carbon Nanoelectromechanical Switches (Invited), H. Espinosa, O. Loh, X. Wei, J. Sullivan, L. Ocola, R. Divan, Northwestern University
- 3F.3 A Non-Obtrusive Technique to Characterize Dielectric Charging in RF-MEMS Capacitive Switches, S. Palit, A. Jain, M. A. Alam, Purdue University

SESSION 4A: PHOTOVOLTAIC DEVICES

- 4A.1 Methodology for Delivering Reliable CIGS Based Building Integrated Photovoltaic (BIPV) Products (Invited), R. Feist, M. Mills, N. Ramesh, The Dow Chemical Company
- 4A.2 Relative Lifetime Prediction for CPV Die-Attach Layers, T. J Silverman, N. Bosco. S. Kurtz, National Renewable Energy Laboratory
- 4A.3 Mechanical Strength and Reliability of a Novel Thin Monocrystalline Silicon Solar Cell, D. Xu, P. Ho, R. Rao*, L. Mathew*, S. Smith*, S. Saha*, D. Sarkar*, C. Vass*, D. Jawarani*, The University of Texas at Austin, *AstroWatt Inc.
- 4A.4 End-to-End Modeling for Variability and Reliability Analysis of Thin Film Photovoltaics, S. Dongaonkar, M. A. Alam, Purdue University
- 4A.5 Stability of Organic Solar Cells (Invited), V. Dalal, R. Mayer, J. Bhattacharya, M. Samiee, Iowa State University

SESSION 4B: SYSTEM RELIABILITY

- 4B.1 A Predictive Bottom-up Hierarchical Approach to Digital System Reliability, V. Huard, , E. Pion, F. Cacho, D. Croain, V. Robert, R. Delarte, P. Mergault, N. Ruiz Amador, S. Engels, P. Flatresse, L. Anghel*, STMicroelectronics, *TIMA Laboratory
- 4B.2 On Component Reliability and System Reliability for Space Missions, Y. Chen, A. Gillespie, M. Monaghan, M.Sampson, R. Hodson, NASA
- 4B.3 System-Level Reliability Using Component-Level Failure Signatures, R. Wong, B. Bhuva*, A.

Evans, S.-J. Wen, Cisco Systems, Inc., *Vanderbilt University

- 4B.4 Scaled CMOS Reliability and Considerations for Spacecraft Systems: Bottom-up and Top-down Perspectives (Invited), M. White, California Institute of Technology
- 4B.5 The Reliability Approaches and Requirements for IC Component in Telecom System (Invited), F. Guo, J. Zhou, R. Xie, Huawei Tech. Co., Ltd.

SESSION 4C: MEDICAL ELECTRONICS

- 4C.1 On-Chip Silicon Odometers and their Potential Use in Medical Electronics (Invited), J. Keane*, C. Kim**, *Intel Corporation, **University of Minnesota
- 4C.2 New Technology of In-Vivo Monitoring of Functional State of Organs and Systems of Human Body (Invited), S.A. Kostylev, S.A. Yatsunenکو*, A.G. Yatsunenکو**, Onyx Internationak Consulting, LLC, *Institute of Physics PAS, **RAMED, LLC
- 4C.3 Implantable Electrical Feedthrough Reliability Demonstration Testing and Life Prediction, Z. Fang, A. Thom, L. Nygren, Medtronic Inc.

SESSION 5A: TRANSISTORS/TFTS

- 5A.1 Bias Temperature Instability in High-k/Metal Gate Transistors – Gate Stack Scaling Trends (Invited), S. Krishnan, V. Narayanan, E. Cartier, D. Ioannou, K. Xiu, U. Kwon, B. Linder, J. Stathis, M. Chudzik, A. Kerber*, K. Choi*, T. Ando, IBM, *GLOBALFOUNDRIES
- 5A.2 The Relevance of Deeply-Scaled FET Threshold Voltage Shifts for Operation Lifetimes, B. Kaczer, J. Franco, M. Toledano-Luque, P.J. Roussel, M. F. Bukhori**, A. Asenov^, B. Schwarz*, M. Bina*, T. Grasser*, G.Groeseneken, IMEC, *T.U. Wien, **U.K. Malaysia, ^University of Glasgow
- 5A.3 A Consistent Physical Framework for N and P BTI in HKMG MOSFETs, K. Joshi, S. Mukhopadhyay, N. Goel, S. Mahapatra, Indian Institute of Technology Bombay
- 5A.4 Impact of Single Charged Gate Oxide Defects on the Performance and Scaling of Nanoscaled FETs, J. Franco, B. Kaczer, M. Toledano-Luque, Ph. J. Roussel, J. Mitard, L.Å. Ragnarsson, L. Witters, T. Chiarella, M. Togo, N. Horiguchi, M. F. Bukhori*, T. Grasser^, A. Asenov**, G. Groeseneken, IMEC, *UKM, **University of Glasgow, ^TU Wien
- 5A.5 Evidence for the Transformation of Switching Hole Traps into Permanent Bulk Traps Under Negative-Bias Temperature Stressing of High-k P-MOSFETs, Y. Gao, D.S. Ang, C. Young*, G. Bersuker*, Nanyang Technological University, *SEMATECH

SESSION 5B: SOFT ERRORS

- 5B.1 A Review of Real-Time Soft-Error Rate Measurements in Electronic Circuits (Invited), J.L. Autran, D. Munteanu, S. Serre, S. Sauze, Aix-Marseille University
- 5B.2 Parasitic Bipolar Effects on Soft Errors to Prevent Simultaneous Flips of Redundant Flip-Flops, K. Zhang, R. Yamamoto, J. Furuta*, K. Kobayashi, H. Onodera*, Kyoto Institute of Technology,

*Kyoto University

- 5B.3 Effects of Charge Confinement and Angular Strikes in 40 nm Dual- and Triple-Well Bulk CMOS SRAMs, I. Chatterjee, B. Bhuvu, R. Schrimpf, B. Narasimham*, J.K Wang*, B. Bartz*, E. Pitta*, M. Buer*, Vanderbilt University, *Broadcom Corporation
- 5B.4 Mitigation Technique Against Multi-Bit-Upset Without Area, Performance and Power Overhead, T. Uemura, R. Tanabe, H. Matsuyama, Fujitsu Semiconductor Ltd.
- 5B.5 NMOS-Inside 6T SRAM Layout Reducing Neutron-Induced Multiple Cell Upsets, S. Yoshimoto, T. Amashita, S. Okumura, K. Nii*, H. Kawaguchi, M. Yoshimoto, Kobe University, *Renesas Electronics Corporation

SESSION 5C: PRODUCT RELIABILITY

- 5C.1 Gate Dielectric TDDDB Characterizations of Advanced High-K And Metal-Gate CMOS Logic Transistor Technology, S. Pae, C. Prasad, S. Ramey, J. Thomas, A. Rahman, R. Lu, J. Hicks, S. Batzer*, Q. Zhao*, J. Hatfield*, M. Liu**, C. Parker**, B. Woolery, Intel Corporation, *ICF Q&R, **Portland Technology Development
- 5C.2 Burn-in Stress Induced BTI Degradation and Post-Burn-in High Temperature Anneal (Bake) Effects in Advanced HKMG and Oxynitride Based CMOS Ring Oscillators, D. P Ioannou, S. Mittl, D. Brochu, IBM Microelectronics
- 5C.3 Impact of VLSI Technology Scaling on HTOL, R. Kwasnick, M. Reilly, J. Hatfield, S. Johnson, A. Rahman, Intel Corporation
- 5C.4 Product Reliability at Low Failure Rates: Wrong Expectations and Real Limitations (Invited), W. Kanert, Infineon Technologies
- 5C.5 Insight into Automotive Needs and Requirements (Invited), A. Salloum, Harman Automotive Division

SESSION 5D: GATE DIELECTRICS

- 5D.1 Challenges for Introducing Ge and III/V Devices in CMOS Technologies (Invited), M. Heyns, A. Aalian, G. Brammertz, M. Caymax, G. Eneman, J. Franco, F. Gencarelli, . Groeseneken, G. Hellings, A. Hikavy, M. Houssa, B. Kaczer, D. Lin, R. Loo, C. Merckling, M. Meuris, J. Mitard, L. Nyns, S. Sioncke, W. Vandervorst, B. Vincent, N. Waldorn, L. Witters, IMEC
- 5D.2 Multi-Technique Study of Defect Generation in High-k Gate Stacks, D. Veksler, G. Bersuker, H. Madan*, L. Vendelli, M. Minakais, K. Matthews, C. D. Young, S. Datta*, C. Hobbs, P. D. Kirsch, SEMATECH, *Penn State University
- 5D.3 New Insights into SILC Based Life Time Extraction, C. Young, G. Bersuker, M. Jo, K. Matthews, J. Huang, S. Deora, K.-W. Ang, T. Ngai, C. Hobbs, P. Kirsch, A. Padovani*, L. Larcher*, SEMATECH, *DISMI Università di Modena e Reggio Emilia
- 5D.4 Intrinsic Correlation between PBTI and TDDDB Degradations in nMOS HK/MG Dielectrics, J. Yang, M. Masuduzzaman, K. Joshi*, S. Mukhopadhyay*, J. Kang**, S. Mahapatra*, M. Alam,

Purdue University, *Indian Institute of Technology Bombay, **Peking University

SESSION 5E: ELECTROMIGRATION/VOIDING

- 5E.1 Geometry, Kinetics, and Short Length Effects of Electromigration in Mn Doped Cu Interconnects at the 32nm Technology Node, C. Christiansen, B. Li, M. Angyal, T. Kane, V. McGahay, Y.Y. Wang, S. Yao, IBM Systems and Technology Group
- 5E.2 Stress Voiding Characteristics of Cu/Low k Interconnects Under Long Term Stresses, B. Li, D. Badami, IBM Systems and Technology Group
- 5E.3 Investigation of A New Stress Migration Failure Modes in Highly Scaled Cu/Low-k Interconnects, S.-F. Chen, J.-H. Lin, S.-Y. Lee, Y.-H. Lee, R.C. Wang, C.C. Chiu, J.Y. Cheng, K. Wu, Taiwan Semiconductor Manufacturing Company, Ltd.

SESSION 5F: THERMO-MECHANICAL/MEMS

- 5F.1 TSV Defects and TSV-Induced Circuit Failures: Third Dimension in Test and Design-for-Test (Invited), K. Chakrabarty, S. Deutsch, H. Thapliyal, F. Ye, Duke University
- 5F.2 Thermomechanical Reliability Challenges Induced by High Density Cu TSVs and Metal Micro-Joining for 3-D ICs (Invited), K. Lee, T. Fukushima, T. Tanaka, M. Koyanagi, Tohoku University
- 5F.3 Gate Oxide Reliability Improvement for CMOS and MEMS Monolithic Integration, L.Y. Tsai, P.C. Yeh, Y.S. Sung, L.Y. Leu, X.X. Kuo, J.R. Shih, Y.-H. Lee, Ken Wu, W.C. Tai, C.M. Hung, C.Y. Yang, S.F. Chen, H.S. Wang, Taiwan Semiconductor Manufacturing Company

SESSION 6A: GATE DIELECTRICS AND PROCESS INTEGRATION/3D/TSV

- 6A.1 Role of Grain Boundary Percolative Defects and Localized Trap Generation on the Reliability Statistics of High-K Gate Dielectric Stacks, N. Raghavan, K.L. Pey**, K. Shubhakar, X. Wu, W. Liu, M. Bosman*, Nanyang Technological University, *A*STAR, **Singapore University
- 6A.2 Generalized Successive Failure Methodology for Non-Weibull Distributions and its Applications to SiO₂ or High-k/SiO₂ Stack Bilayer Dielectrics and Extrinsic Failure Modes, E. Wu, J. Suñé*, C. LaRow, IBM Microelectronics Division, *Universitat Autònoma de Barcelona
- 6A.3 Performance, Variability and Reliability of Silicon Tri-Gate Nanowire MOSFETs (Invited), M. Saitoh, K. Ota, C. Tanaka, Y. Nakabayashi, K. Uchida*, T. Numata, Toshiba Corporation, *Tokyo Institute of Technology
- 6A.4 Investigation of Emerging Middle-of-Line Poly Gate-to-Diffusion Contact Reliability Issues, F. Chen, S. Mittl, M. Shinosky, A. Swift, R. Kontra, B. Anderson, J. Aitken, Y. Wang, E. Kinser, M. Kumar, Y. Wang, T. Kane, K. Feng, W. Henson, D. Mocuta, D.-a. Li*, IBM Microelectronics, *University of California Santa Barbara
- 6A.5 Reliability Characterization of 32nm High-K Metal Gate SOI Technology with Embedded DRAM, S. Mittl, A. Swift, E. Wu, D. Ioannou, F. Chen, G. Massey, N. Rahim, M. Hauser, J. Lukaitis, S. Rauch, S. Saroop, Y. Wang, P. Hyde, IBM Microelectronics

SESSION 6B: ELECTROMIGRATION/VOIDING

- 6B.1 Practical Implications of Chip-Level Statistical Electromigration (Invited), A. Schmitz, Intel Corporation
- 6B.2 The Scaling of Electromigration Lifetimes, A. Oates, M.-H. Lin, TSMC Ltd.
- 6B.3 Electromigration Recovery and Short Lead Effect under Bipolar- and Unipolar-Pulse Current, K.-D. Lee, Texas Instruments Incorporated
- 6B.4 Initial Void Characterization in 30nm Wide Polycrystalline Cu Line Using a Local Sense EM Test Structure, T. Kirimura, K. Croes*, Y. Li*, S. Demuyneck*, C. J. Wilson*, M. Lofrano, Z. Tókei*, Fujitsu Semiconductor Europe, *IMEC

SESSION 6C: MEMORY

- 6C.1 Resistance Drift in Phase Change Memory (Invited), J. Li, B. Luan, C. Lam, IBM T.J. Watson Research Center
- 6C.2 The Impact of Melting During RESET Operation on the Reliability of Phase Change Memory, P.-Y. Du, J.-Y. Wu, T.-H. Hsu, M.-H. Lee, T.-Y. Wang, H.-Y. Cheng, E.-K. Lai, S.-C. Lai, H.-L. Lung, S. Kim*, M. Brightsky*, Y. Zhu*, S. Mittal*, R. Cheek*, S. Raoux*, E. Joseph*, A. Schrott*, J. Li*, C. Lam*, Macronix International Co., Ltd. ,*IBM T.J. Watson Research Center
- 6C.3 Analysis of the Effect of Boron Doping on GeTe Phase Change Memories, C. Sandhya, A. Bastard*, L. Perniola, J.-C. Bastien, A. Toffoli, E. Henaff, A. Roule, A. Persico, B. Hyot, V. Sousa, B. DeSalvo, G. Reimbold, CEA-LETI, *STMicroelectronics
- 6C.4 Controlling Uniformity of RRAM Characteristics Through the Forming Process, A. Kalantarian, G. Bersuker, D. Gilmer, D. Veksler, B. Butcher, A. Padovani**, O. Pirrotta**, L. Larcher**, R. Geer^, Y. Nishi*, P. Kirsch, SEMATECH, *Stanford University, **DISMI Università, ^College of Nanoscale Science and Engineering

POSTER SESSION

BD – BEOL DIELECTRICS

- BD-1 The Effect of Voltage Bias Stress on Temperature Dependent Conduction Properties of Low-k Dielectrics, J. M. Atkin, T. M. Shaw*, E. Liniger*, R. B. Laibowitz, T. F. Heinz, Columbia University, *IBM T.J. Watson Research Center
- BD-2 Field Dependence of TDDDB Lifetime Activation Energy in Copper Interconnects, R. Achanta, IBM Systems & Technology Group
- BD-3 Effective Line Length of Test Structure and its Effect on Area Scaling on TDDDB Characterization in Advanced Cu/ULK Process, T.-Y. Jeong, S. Choi, D. Baek, S. Windu, M. Lee, J. Park, Samsung Electronics Co., Ltd.
- BD-4 Backend Dielectric Chip Reliability Simulator for Complex Interconnect Geometries, C.-C.

Chen, M. Bashir, L. Milor, D. H. Kim, S. K. Lim, Georgia Institute of Technology

- BD-5 Polarity Dependence of the Conduction Mechanism in Inter-Level Low-k Dielectrics, M. Lin, J.W. Liang, C.J. Wang, A. Juan, K.C. Su, United Microelectronics Corp.

CD – COMPOUND OPTOELECTRONICS

- CD-1 An Electro-Mechanical Simulation of Off State AlGaIn/GaN Device Degradation, D. Horton, F. Ren, L. Lu, M. Law, University of Florida
- CD-2 Experimental and Numerical Correlation between Current-Collapse and Fe-Doping Profiles in GaN HEMTs, A. Chini, V. Di Lecce, F. Soci, D. Bisi, A. Stocco*, M. Meneghini*, G. Meneghesso*, E. Zanoni*, University of Modena and Reggio Emilia, *University of Padova
- CD-3 Study of the Effect of Stress-Induced Trap Levels on OLED Characteristics by Numerical Model, A. Cester, D. Bari, N. Wrachien, G. Meneghesso, Padova University
- CD-6 Generation of Traps in AlGaIn/GaN HEMTs During RF-and DC-Stress Test, M. Caesar, M. Dammann, V. Polyakov, P. Waltereit, W. Bronner, M. Baeumler, R. Quay, M. Mikulla, O. Ambacher, Fraunhofer Institute for Applied Solid-State Physics
- CD-7 Clarification of the Degradation Modes of an InP-Based Semiconductor MZ Modulator, H. Mawatari, T. Yasui, K. Watanabe, M. Ishikawa, E. Yamada, Y. Shibata, H. Ishii, NTT Corporation

CP – CHIP-PACKAGE INTERACTION

- CP-1 On the Temperature Dependence of Critical Moisture Concentration on Delamination Initiation in Microelectronic Devices, P. Alpern, K. C. Lee*, D. Lee*, M. P. J. Gowda, Infineon Technologies AG, *Infineon Technologies Asia Pacific Pte Ltd.

CR – CIRCUITS RELIABILITY

- CR-1 Impacts of Random Telegraph Noise on FinFET Devices, 6T SRAM Cell, and Logic Circuits, M.-L. Fan, V. Pi-Ho Hu, Y.-N. Chen, P. Su, C.-T. Chuang, National Chiao Tung University
- CR-2 Understanding the Impact of Transistor-Level BTI Variability, J. Fang, S. Sapatnekar, University of Minnesota
- CR-3 SPICE Simulations of Data Path Timing Margins after Dielectric Breakdown from Gate-to-Drain using Accurate Equivalent Circuit Models, R. T. Cakici, P. E. Nicollian, C. A. Chancellor, Texas Instruments Incorporated
- CR-4 Reliability Study Under DC Stress on mmW LNA, Mixer and VCO, S. Ighilahriz, F. Cacho, L. Moquillon, S. Razafimandimby, F. Blanchet, J. Morelle, N. Corrao*, V. Huard, C. Arnaud, P. Garcia, P. Benech*, J.-M. Fournier*, STMicroelectronics, *IMEP-LAHC
- CR-5 Net-Level Reliability Analysis for Interconnect Self-Heat, L. Jiang, D. Pantuso, A. Schmitz, J. Thomas, Intel Corporation

EL – ESD AND LATCHUP

- EL-1 Abnormal ESD Failure Mode with Low-Voltage Turn-on Phenomenon of LDMOS Output Driver, J. Park, M. Orshansky, The University of Texas at Austin
- EL-2 The Failure Mechanism Re-Investigation of ESD Device On EPI Wafer, J.-H. Lee, C. Kung, E. Kung, J.-R. Shih*, Real Test Company, *Taiwan Semiconductor Manufacturing Company
- EL-3 ESD Protection Structure with Inductor-Triggered SCR for RF Applications in 65-nm CMOS Process, C.-Y. Lin, L.-W. Chu, M.-D. Ker, M.-H. Song*, C.-P. Jou*, T.-H. Lu*, J.-C. Tseng*, M.-H. Tsai*, T.-L. Hsu*, P.-F. Hung*, T.-H. Chang*, National Chiao-Tung University, *Taiwan Semiconductor Manufacturing Company

EM – ELECTROMIGRATION/VOIDING

- EM-1 Copper Electromigration Failure Times Evaluated Over a Wide Range of Voiding Phases, Y. Li, K. Croes, T. Kirimura*, Y. K. Siew, Z. Tókei, IMEC, *Fujitsu Semiconductor Europe
- EM-2 Optimization of NH₃ Plasma Surface Treatment Using Cu Silicide Formation for EM/SM Improvement, W.-C. Baek, N. Chowdhury, L. Loi, H.-S. Kim, S. Kim, A. del Rosario, E. Adem, B. Tracy, J. Pak, Spansion Inc.
- EM-3 Grain Structure Analysis and Implications on Electromigration Reliability for Cu Interconnects, L. Cao, K. J. Ganesh, L. Zhang, P. Ferreira, P. Ho, The University of Texas at Austin
- EM-4 Reliability Evaluations of ECP Tools and Chemistries, G. Hall, D. Allman, G. Piatt, P. Hulse, ON Semiconductor
- EM-5 A Novel Degradation Mechanism in SiCr-O Based Thin Film Resistors Under Temperature and Current Stress, Y. Li, P. Huiskamp, NXP Semiconductors
- EM-6 Reliability Assessment and Physical Failure Analysis of Nanoscale Hard-Mask-Etching Al Interconnect, M.-Y. Lee, A. S. Teng, C.-H. Tu, L.-K. Kuo, S.-Q. Dai, C. C. Shine, T.C. Yen, H.-J. Lee, C.-Y. Lu, Macronix International Co., Ltd.
- EM-7 Investigation on Physical Origins of Endurance Failures in PRAM, J. Bae, K. Hwang, K.H. Park, S. Jeon, J. Choi, J. Ahn, S. Kim, D.-h. Ahn, H. Jeong, S. Nam, G. Jeong, H.K. Cho, D.-h. Jang*, C.-G. Park*, Samsung Electronics Co., Ltd., *POSTECH
- EM-8 Critical Temperature Shift for Stress Induced Voiding in Advanced Cu Interconnects for 32 nm and Beyond, R. Morusupalli, R. Rao*, T.-K. Lee, Y.-L. Shen**, M. Kunz[^], N. Tamura[^], A. Budiman^{^^}, CISCO Systems, *Vitesse Semiconductor Corp., **University of New Mexico, [^]ALS, ^{^^}LANL

FA – FAILURE ANALYSIS

- FA-1 The Case Study of Poly-Silicon Grain Size and Resistance, P. Chou, United Microelectronics Corporation, Ltd.
- FA-2 Improving Defect Localization Techniques with Laser Beam with Specific Analysis and Set-up

Modules, R. Llido, J. Gomez, V. Goubier, G. Haller, V. Pouget*, D. Lewis*, STMicroelectronics, *Université de Bordeaux

- FA-3 A Study of the Influence of Electron Beam on Electrical Characteristics of LOCOS Device, H. S. Lin, C. H. Chao, United Microelectronics Corporation
- FA-4 Enhancing Current Leakage Path Using a Novel Dual Source Heating System, H. S. Lin, J. Ma, United Microelectronics Corporation, Ltd.
- FA-5 Real-Time Variation Mapping for Parametric Defect Localization on ICs: Proof of Concept, Improvements, and Application to New Parameters, L. Saury, S. Cany, ST-Ericsson
- FA-6 Soft Defect Localization (SDL) Applied on Analog and Mixed-mode ICs Failure Analysis, J. Li, C. Wu, Freescale Semiconductor (China) Limited

GD – GATE DIELECTRICS

- GD-1 The Amplitude of Random Telegraph Noise: Scaling Implications, K. P. Cheung, J. P. Campbell, S. Potbhare, A. Oates*, NIST, *TSMC
- GD-2 Gate Stack Process Optimization for TDDDB Improvement in 28nm High-k/Metal Gate nMOSFETs, K. T. Lee, H. Kim, J. Park, J. Park, Samsung Electronics
- GD-3 A Comparative Study of Gate Stack Material Properties and Reliability Characterization in MOS Transistors with Optimal ALD Zirconia Addition for Hafina Gate Dielectric, C.-K. Chiang, J.C. Chang, W.H. Liu, C.C. Liu, J.F. Lin, C.L. Yang, J.Y. Wu, C.K. Chiang*, S.J. Wang*, United Microelectronics Corporation, *National Cheng Kung University
- GD-4 Min-Log Approach to Modeling Dielectric Breakdown Data, E. Yashchin, B. Li*, J. Stathis, E. Wu*, IBM Research Division, *IBM Systems and Technology Group
- GD-5 From Post-Breakdown Conduction to Resistive Switching Effect in Thin Dielectric Films, E. Miranda, D. Jimenez, J. Suñe, Universitat Autònoma de Barcelona
- GD-6 Effects of Gate Process on NBTI Characteristics of TiN Gate FinFET, J. J. Kim, M. Cho*, L. Pantisano*, T. Chiarella*, M. Togo*, N. Horiguchi*, G. Groeseneken*, B. H. Lee, Gwangju Institute of Science and Technology, *IMEC
- GD-7 New Insights into Gate-Dielectric Breakdown by Electrical Characterization of Interfacial and Oxide Defects with Reverse Modeling Methodology, Y. M. Randriamihaja, D. Garetto, V. Huard, D. Rideau, D. Roy, M. Rafik, A. Bravaix*, STMicroelectronics, *ISEN-IM2NP

ME – THERMO-MECHANICAL/MEMS

- ME-1 On the Electro-Mechanical Reliability of NEMFET as an Analog/Digital Switch, A. Jain, A. E. Islam*, M. A. Alam, Purdue University, *University of Illinois Urbana-Champaign
- ME-2 Charge Collection Mechanism in MEMS Capacitive Switches, M. Koutsourelis, L. Michalas, G. Papaioannou, University of Athens
- ME-3 Design and Analysis of Anchorless Shuttle Nano-Electro-Mechanical Non-Volatile Memory for

High Temperature Applications, R. Vaddi, T. T Kim, V. Pott*, J.T.M. Lin*, Nanyang Technological University, *Institute of Microelectronics, *A*STAR

MY – MEMORY

- MY-1 Effect of Interface States on 1T-FBRAM Cell Retention, M. Aoulaiche, N. Collaert, P. Blomme, E. Simoen, L. Altimime, G. Groeseneken, M. Jurczak, L. Mendes Almeida*, Ch. Caillat, N.N. Mahatme[^], IMEC, *University of Sao Paulo Brazil, [^]Vanderbilt University
- MY-2 Current Overshoot During Set and Reset Operations of Resistive Switching Memories, A. Chen, GLOBALFOUNDRIES
- MY-3 Total Ionizing Dose Effects on Ultra Thin Buried Oxide Floating Body Memories, N. Mahatme, R. Schrimpf, R. Reed, B. Bhuvu, A. Griffoni*[#], E. Simeon*, M. Aoulaiche*, M. Jurczak*, D. Linten*, G. Groeseneken*, Vanderbilt, *IMEC, [#]now with OSRAM
- MY-4 Improvement of Endurance Degradation for Oxide Based Resistive Switching Memory Devices Correlated with Oxygen Vacancy Accumulation Effect, Y. Lu, B. Chen, B. Gao, Z. Fang*, Y. Fu, J.Q. Yang, L. Liu, X. Liu, H. Yu*, J. Kang, Peking University, *Nanyang Technological University
- MY-5 Comprehensive Modeling of NAND Flash Memory Reliability: Endurance and Data Retention, Z. Xia, D. S. Kim, N. Jeong, Y.-Gu Kim, J.-H. Kim, K.-H. Lee, Y.-K. Park, C. Chung, Samsung Electronics Co., Ltd.

PI – PROCESS INTEGRATION/3D/TSV

- PI-1 Improved Reliability of Al₂O₃/InGaAsInP MOS Structures Through In-Situ Forming Gas Annealing, R. O'Connor, K. Cherkaoui, R. Nagle, , M. Schmidt, , I. Povey, M. Pemble, P. Hurley, University College Cork Lee Maltings
- PI-2 Volcano Effect in Open Through Silicon via (TSV) Technology, J. Kraft, E. Stückler, C. Cassidy, W. Niko, F. Schrank, E. Wachmann, C. Gspan*, F. Hofer*, Austriamicrosystems AG, *Graz University of Technology

PV – PHOTOVOLTAIC DEVICES

- PV-1 Analyzing Life Tests of CIS Solar Modules for Degradation Modeling, Y. Okuda, Solar Frontier K.K.

SE – SOFT ERRORS

- SE-1 SET Pulse-Width Measurement Eliminating Pulse-Width Modulation and Within-Die Process Variation Effects, R. Harada, Y. Mitsuyama*, M. Hashimoto, T. Onoye, Osaka University, *Kochi University of Technology
- SE-2 Temperature Dependence of Soft Error Rate in Flip-Flop Designs, S. Jagannathan, Z. Diggins, N. Mahatme, D. Loveless, B. Bhuvu, S.-J. Wen*, R. Wong*, L. Massengill, Vanderbilt University, *Cisco Systems, Inc.
- SE-3 Neutron-Induced Soft Error Analysis in MOSFETs from a 65nm to a 25 nm Design Rule using

Multi-Scale Monte Carlo Simulation Method, S.-i. Abe, Y. Watanabe, N. Shibano*, N. Sano*, H. Furuta**, M. Tsutsui**, T. Uemura**, T. Arakawa**, Kyushu University, *University of Tsukuba, **STARC

- SE-4 Impact of Well Contacts on the Single Event Response of Radiation-Hardened 40 nm Flip-Flops, I. Chatterjee, S. Jagannathan, D. Loveless, B. Bhuva, S.-J. Wen*, R. Wong*, M. Sachdev**, Vanderbilt University, *Cisco Systems, **CertiChip Inc.
- SE-5 Evaluation of Parasitic Bipolar Effects on Neutron-Induced SET Rates for Logic Gates, J. Furuta, R. Yamamoto*, K. Kobayashi*, H. Onodera, Kyoto University, *Kyoto Institute of Technology

XT – TRANSISTORS/TFTS

- XT-1 Spectroscopic Charge Pumping in the Presence of High Densities of Bulk Dielectric Traps, J. Ryan, R. Southwick, J. Campbell, K. Cheung, C. Young, J. Suehle, NIST
- XT-2 Evidence for P_b Center-Hydrogen Complexes After Subjecting PMOS Devices to NBTI Stress – A Combined DCIV/SDR Study, T. Aichinger, P.M. Lenahan, T. Grasser*, G. Pobegen**, M. Nelhiebel[^], Pennsylvania State University, *TU Vienna, **KAI, [^]Infineon
- XT-3 A Comprehensive and Critical Assessment of 2-Stage Energy Level NBTI Model, S. Gupta, B. Jose, K. Joshi, A. Jain*, M.A. Alam*, S. Mahapatra, IIT Bombay, *Purdue University
- XT-4 Correlation of 1/f Noise and High-Voltage-Stress-Induced Degradation in LD MOS, I. Mahmud, Z. Celik-Butler, P. Hao*, P. Srinivasan*, F. Hou*, B. Amey*, X. Cheng**, S. Pendharkar*, W. Huang**, University of Texas at Arlington, *Texas Instruments Inc., **Freescale Semiconductor Inc.
- XT-5 Correlation of Single Trapping and Detrapping Effects in Drain and Gate Currents of Nanoscaled nFETs and pFETs, M. Toledano-Luque, B. Kaczer, E. Simoen, R. Degraeve, J. Franco, P.J. Roussel, T. Grasser*, G. Groeseneken, IMEC, *TU Wien
- XT-6 Organic Thin Film Transistor Degradation Under Sunlight Exposure, N. Wrachien, A. Cester, D. Bari, G. Meneghesso, J. Kovac*, J. Jakabovic*, D. Donoval*, University of Padova, *Slovak University of Technology
- XT-7 Analysis of the Threshold Voltage Turn-Around Effect in High-Voltage n-MOSFETs Due to Hot-Carrier Stress, I. Starkov, H. Enichlmair*, S. Tyaginov, T. Grasser, Vienna University of Technology, *Austriamicrosystems AG
- XT-8 On the Frequency Dependence of the Bias Temperature Instability, T. Grasser, B. Kaczer*, H. Reisinger**, P. Wagner, M. Toledano-Luque*, TU Wien, *IMEC, **Infineon
- XT-9 Positive Bias Temperature Instability Induced Positive Charge Generation in P+ Poly/SiON pMOSFET's, H. Park, P. E. Nicollian, V. Reddy, Texas Instruments Incorporated
- XT-10 On the Microscopic Limit of the Modified Reaction-Diffusion Model for the Negative Bias Temperature Instability, F. Schanovsky, T. Grasser, TU Wien
- XT-11 Physical Understanding and Modelling of new Hot-Carrier Degradation Effect on PLDMOS Transistor, S. Aresu, R.-P. Vollertsen, R. Rudolf, C. Schlünder, H. Reisinger, W. Gustin, Infineon

Technologies AG

- XT-12 The Energy of Distribution of NBTI-induced in the Si Band Gap in PNO MOSFETs Hole Traps, X. Ji, Y. Liao, F. Yan, Y. Shi, G. Zhang*, Q. Guo*, Nanjing University, *Semiconductor Manufactory International Corporation
- XT-13 Intrinsic Hot-Carrier Degradation of nMOSFETs by Decoupling PBTI Component in 28nm High-k/Metal Gate Stacks, N. H.-H. Hsu, J.-W. You, H.-C. Ma, S.-C. Lee, E. Chen, L. S. Huang, Y.-C. Cheng, O. Cheng, I.C. Chen, United Microelectronics Corporation Ltd.
- XT-14 Detailed Study of Fast Transient Relaxation of V_t Instability in HKMG nFETs, K. Zhao, J. Stathis, E. Cartier, M. Wang, H. Jagannathan, S. Zafar, IBM T.J. Watson Research Center
- XT-15 Hot Carrier Degradation: From Defect Creation Modeling to Their Impact on NMOS Parameters, Y. Mamy Randriamihaja, A. Zaka, V. Huard, M. Rafik, D. Rideau, D. Roy, A. Bravaix*, P. Palestri**, STMicroelectronics, *ISEN-IM2NP, **University of Udine