

Table of Contents

Preface

Session 2A: Transistors: BTI and Traps

2A.1 (Invited) On the Temperature Dependence of NBTI Recovery (Paper Not Available), <i>Thomas Aichinger, Michael Nelhiebel, and Tibor Grasser</i>	1
2A.2 Unambiguous Identification of the NBTI Recovery Mechanism using Ultra-Fast Temperature Changes, <i>Thomas Aichinger, Michael Nelhiebel, and Tibor Grasser</i>	2
2A.3 Successful Measurements of Electron Energy Dependence of Interface-Trap-Induced Scattering in N-MOSFETs —Developed Hall Effect Measurements and Comparison with Theory, <i>Shigeki Kobayashi, Takamitsu Ishihara, Masumi Saitoh, Yukio Nakabayashi, Toshinori Numata, and Ken Uchida</i>	8
2A.4 Physics and Mechanisms of Dielectric Trap Profiling by Multi-Frequency Charge Pumping (MFCP) Method, <i>Muhammad Masuduzzaman, Ahmad Islam and Muhammad Alam</i>	13
2A.5 Defect Profiling in the SiO₂/Al₂O₃ Interface using Variable T_{Charge}-T_{Discharge} Amplitude Charge Pumping (VT²ACP), <i>Mohammed Zahid, Robin Degraeve, Moonju Cho, Luigi Pantisano, Daniel.R Aguado, Jan Van Houdt, Guido Groeseneken, and Malgorzata Jurczak</i>	21

Session 2B: Transistors: BTI and Traps

2B.1 A Unified Model for Permanent and Recoverable NBTI Based on Hole Trapping and Structure Relaxation, <i>Daniele Ielmini, Mariaflavia Manigrasso, Francesco Gattel, and Grazia Valentini</i>	26
2B.2 A Two-Stage Model for Negative Bias Temperature Instability, <i>Tibor Grasser, Ben Kaczer, Wolfgang Goes, Thomas Aichinger, Philipp Hehenberger, and Michael Nelhiebel</i>	33
2B.3 Systematic Study of the Relationship Between 1/f noise, Interface State Defects and Mobility Degradation of High-K /Metal CMOSFETs on (110) And (100) Substrate, <i>Motoyuki Sato, Takayuki Aoyama, Yasuo Nara, and Yuzuru Ohji</i>	45
2B.4 Investigation of Post-NBT Stress Current Instability Modes in HfSiON Gate Dielectric pMOSFETs by Measurement of Individual Trapped Charge Emissions, <i>Huan-Chi Ma, Jung-Piao Chiu, Chun-Jung Tang, Tahui Wang, and Chih-Sheng Chang</i>	51
2B.5 NBTI from the Perspective of Defect States with Widely Distributed Time Scales, <i>Ben Kaczer, T. Grasser, J. Martin-Martinez, E. Simoen, M. Aoulaiche, Ph.J. Roussel, G. Groeseneken</i>	55

Session 2C: Compound Transistors

2C.1 (Invited) Reliability of GaN HEMTs: Current Status and Future Technology, <i>Toshihiro Ohki, Toshihide Kikkawa, Yusuke Inoue, Masahito Kanamura, Naoya Okamoto, Kozo Makiyama, Kenji Imanishi, Hisao Shigematsu, Kazukiyo Joshin, and Naoki Hara</i>	61
2C.2 Influence of GaN Cap on Robustness of AlGaIn/GaN HEMTs, <i>Ponky Ivo, Arkadiusz Glowacki, Reza Pazirandeh, Eldad Bahat-Treidel, Richard Lossy, Joachim Würfl, Christian Boit, and Günther Tränkle</i>	71
2C.3 Reliability Review of 250 GHz Fully Self Aligned Heterojunction Bipolar Transistors for Millimeter-Wave Applications, <i>Malick Diop, Mathieu Marin, Nathalie Revil, Franck Pourchon, Cedric Leyris, Pascal Chevalier, and Gérard Ghibaudo</i>	76
2C.4 Mixed-Mode Stress Degradation Mechanisms in pnp SiGe HBTs, <i>Partha Chakraborty, Aravind Appaswamy, Prabir Saha, Nand Jha, John Cressler, Hiroshi Yasuda, Bob Eklund, and Rick Wise</i>	83

Session 2D: Opto-Electronics and Thin Films

2D.1 (Invited) Reliability Issues in AlGa_N Based Deep Ultraviolet Light Emitting Diodes , <i>Asif Khan, Seongmo Hwang, Jonathan Lowder, Vinod Adivarahan, and Qhalid Fareed</i>	89
2D.2 Degradation Mechanisms Beyond Device Self-Heating in Deep Ultraviolet Light Emitting Diodes , <i>Craig Moe, Meredith Reed, Gregory Garrett, Grace Metcalfe, Troy Alexander, Hongen Shen, Michael Wraback, Alex Lunev, Yuriy Bilenko, Xuhong Hu, Ajay Sattu, Jianyu Deng, Maxim Shatalov, and Remis Gaska</i>	94
2D.3 Thermally Activated Degradation and Package Instabilities of Low Flux LEDs , <i>L. Trevisanello, F. De Zuani, M. Meneghini, N. Trivellin, E. Zanoni and G. Meneghesso</i>	98
2D.4 (Invited) Reliability and Lifetime of Flexible Organic Electronics , <i>Melissa Kreger, Eitan Ziera, Bob Eckert, Steve Lee, Bob Pusateri, Steve Wicks, Shiela Rodman, Jens Hauch, and Christoph Brabec</i>	104
2D.5 Improved Reliability of Organic Light-Emitting Diodes with Indium-Zinc-Oxide Anode Contact , <i>Alessandro Pinato, Matteo Meneghini, Andrea Cester, Nicola Wrachien, Augusto Tazzoli, Enrico Zanoni, Gaudenzio Meneghesso, and Brian D'Andrade, J. Esler, S. Xia, J. Brown</i>	105
2D.6 Threshold Voltage Instability in Organic TFT with SiO₂ and SiO₂/Parylene-Stack Dielectrics , <i>Nicola Wrachien, Andrea Cester, Alessandro Pinato, Matteo Meneghini, Augusto Tazzoli, Gaudenzio Meneghesso, Jaroslav Kovac, Jan Jakobovic, and Daniel Donoval</i>	109
2D.7 Life-Stress Relationship for Thin Film Transistor Gate Line Interconnects on Flexible Substrates , <i>Thomas Martin and Aris Christou</i>	117

Session 2E: Novel Memories

2E.1 Statistical and Scaling Behavior of Structural Relaxation Effects in Phase-Change Memory (PCM) Devices , <i>Mattia Boniardi, Daniele Ielmini, Simone Lavizzari, Andrea Lacaïta, Andrea Redaelli, and Agostino Pirovano</i>	122
2E.2 A New Automated Methodology for Random Telegraph Signal Identification and Characterization: A Case Study on Phase Change Memory Arrays , <i>Andrea Chimenton, Cristian Zambelli, and Piero Olivo</i>	128
2E.3 Effect of ReRAM-Stack Asymmetry on Read Disturb Immunity , <i>Masayuki Terai, Setsu Kotsuji, Hiromitsu Hada, Noriyuki Iguchi, Toshinari Ichihashi, and Shinji Fujieda</i>	134
2E.4 A Study of Dielectric Breakdown Mechanism in CoFeB/MgO/CoFeB Magnetic Tunnel Junction , <i>Chikako Yoshida, Masaki Kurasawa, Young Min Lee, Koji Tsunoda, Masaki Aoki, and Yoshihiro Sugiyama</i>	139

Session 2F: Assembly and Packaging

2F.2 Electromigration Behavior of Micro Sn Bump Under Pulsed DC , <i>Ha-Young You, Byoung-Joon Kim, and Young-Chang Joo</i>	143
2F.3 Comparison of Electromigration Behaviors of SnAg and SnCu Solders , <i>Minhua Lu, Da-Yuan Shih, Charles Goldsmith, and Thomas Wassick</i>	149
2F.4 (Invited) Package Design and Material Impact on Board Level Reliability of Fine Pitch Packages , <i>Ahmer Syed</i>	155
2F.5 (Invited) Process Integration Considerations Towards 300 mm TSV Manufacturing-Moving Beyond the Champion SEM , <i>Sesh Ramaswami</i>	156

Session 2G: Extreme Environments

2G.1 Impact of Deep Trench Isolation on Advanced SiGe HBT Reliability in Radiation Environments , <i>Stanley Phillips, Akil Sutton, Aravind Appaswamy, Marco Bellini, John Cressler, Alex Grillo, Gyorgy Vizkelethy, Paul Dodd, Mike McCurdy, Robert Reed, and Paul Marshall</i>	157
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------

2G.2 Analytical Expression for Temporal Width Characterization of Radiation-Induced Pulse Noises in SOI CMOS Logic Gates , <i>Daisuke Kobayashi, Takahiro Makino, and Kazuyuki Hirose</i>	165
2G.3 The Effect of Elevated Temperature on Digital Single Event Transient Pulse Widths in a Bulk CMOS Technology , <i>Matthew Gadlage, Jon Ahlbin, Balaji Narasimham, Vishwa Ramachandran, Cody Dinkins, Bharat Bhuvu, Ronald Schrimpf, and Robert Shuler</i>	170
2G.4 Reliability of High Performance Standard Two-Edge and Radiation Hardened by Design Enclosed Geometry Transistors , <i>Michael McLain, Hugh Barnaby, Ivan Esqueda, Jonathan Oder, and Bert Vermeire</i>	174
2G.5 (Invited) Improvised Explosive Device (IED) Counter-Measures in Iraq , <i>James Ziegler</i>	180

Session 2H: Soft Errors

2H.1 (Invited) NSEU Impact on Commercial Avionics , <i>David Matthews and Michael Dion</i>	181
2H.2 Single-Event Effects on Ultra-Low Power CMOS Circuits , <i>Megan Casey, Bharat Bhuvu, Sarah Nation, Oluwole Amusan, T. Daniel Loveless, Lloyd Massengill, Dale McMorrow, and Joseph Melinger</i>	194
2H.3 Comparison of Alpha-Particle and Neutron-Induced Combinational and Sequential Logic Error Rates at the 32nm Technology Node , <i>Balkaran Gill, Norbert Seifert, and Victor Zia</i>	199
2H.4 Alpha Particle and Neutron-Induced Soft Error Rates and Scaling Trends in SRAM , <i>Hajime Kobayashi, Nobutaka Kawamoto, Jun Kase, and Ken Shiraish</i>	206
2H.5 An Industrial Fault Injection Platform for Soft-Error Dependability Analysis and Hardening of Complex System-On-a-Chip , <i>Jean-Marc Daveau, Alexandre Blampey, Gilles Gasiot, Joseph Bulone, and Philippe Roche</i>	212
2H.6 (Invited) Qualification Issues and Pitfalls for Advanced Semiconductor Devices in Space , <i>David Sunderland</i>	221

Session 3A: Fabless and Foundry Qualification

3A.1 (Invited) Reliability Framework in a Fabless-Foundry Environment , <i>Sheng-Yueh (S.Y.) Pai, J. K. Jerry Lee, Kenny Ng, Ching-Heng (Reality) Hsiao, K. C. Su, and Erh-Nan Chou</i>	229
3A.2 Advanced Process & Product Reliability Development in Fabless Environment , <i>Gautam Verma, Kenneth Wu, Bruce Euzent, and Cheng Huang</i>	236
3A.3 (Invited) Qualification & Reliability Monitoring for Small Quantity ASIC Populations , <i>David Alexander, Stephen Philpy, and Donald Pierce</i>	244
3A.4 A Complete and Automatic Advanced Model Verification Platform for 32nm Technology and Beyond , <i>Yanfeng Li, Riko Radojcic, Mark Nakamoto, Juzer Fatehi, Geng Zhang, Xisheng Zhang, Jinfeng Kang, Xiaolang Yan, and Yan Wang</i>	247

Session 3B: Product Qualification

3B.1 Reliability of Thyristor-Based Memory Cells , <i>Craig Salling, Kevin Yang, Rajesh Gupta, Dennis Hayes, Janice Tamayo, Vasudevan Gopalakrishnan, and Scott Robins</i>	253
3B.2 Improved Integrated Circuits Qualification using Dynamic Laser Stimulation Techniques , <i>Amjad Deyine, Kevin Sanchez, Philippe Perdu, Fabien Battistella, and Dean Lewis</i>	260
3B.3 Compensation of Operation-Related F_{MAX} Degradation by Adaptive Control of Circuit Operating Voltage , <i>Maciej Wiatr, Richard Heller, Jan Hoentschel, Rolf Geilenkeuser, Stephen Wong, Vishal Shah, Tilo Mantei, Martin Majer, Ekkehard Pruefer, Casey Scott, Tom Rodes, Karsten Wieczorek, M. Horstmann, and David Greenlaw</i>	266
3B.4 (Invited) Emerging Post-CMOS Switch Options-A Product Reliability Perspective , <i>Kerry Bernstein</i>	273

Session 3C: Flash Memory

3C.1 Granular Electron Injection and Random Telegraph Noise Impact on the Programming Accuracy of NOR Flash Memories , <i>Christian Monzio Compagnoni, Luca Chiavarone, Marcello Calabrese, Riccardo Gusmeroli, Michele Ghidotti, Andrea L. Lacaita, Alessandro S. Spinelli, and Angelo Visconti</i>	274
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	------------

3C.2	Electrical Field Dependence of Data Retention In High-k Interpoly Dielectrics, <i>Chun-Hyung Chung, Seung-Hyun Lim, Sang-Wook Lim, Young-Sun Kim, SY Choi, and Joo-Tae Moon</i>	280
3C.3	Characterization of Threshold Voltage Instability after Program in Charge Trap Flash Memory, <i>Bio Kim, SeungJae Baik, Sunjung Kim, Joon-Gon Lee, Bonyoung Koo, Siyoung Choi, and Joo-Tae Moon</i>	284
3C.4	Study of Gate-Injection Operated Sonos-Type Devices using the Gate-Sensing and Channel-Sensing (GSCS) Method, <i>Pei-Ying Du, Hang-Ting Lue, Szu-Yu Wang, Tiao-Yuan Huang, Kuang-Yeu Hsieh, Rich Liu, and Chih-Yuan Lu</i>	288
3C.5	Study of Localized Tunnel Oxide Degradation after Hot Carrier Stressing Using A Novel Mid-Bandgap Voltage Characterization Method, <i>Cheng-Hung Tsai, Yen-Hao Shih, Yi-Hsuan Hsiao, Tzu-Hsuan Hsu, Kuang-Yeu Hsieh, Rich Liu, and Chih-Yuan Lu</i>	294
3C.6	Reliability of Single and Dual Layer Pt Nanocrystal Devices for NAND Flash Applications: A 2-Region Model for Endurance Defect Generation, <i>Pawan Singh, Gaurav Bisht, Siva Theja M, Sandhya C, Ralf Hofmann, Kaushal Singh, Gautam Mukhopadhyay, Nety Krishna, and Souvik Mahapatra</i>	301
3C.7	(Invited) Three Bits Per Cell Floating Gate NAND Flash Memory Technology for 30nm and Beyond, <i>Hiroyuki Nitta, T. Kamigaichi, F. Arai, T. Futatsuyama, M. Endo, N. Nishihara, T. Murata, H. Takekida, T. Izumi, K. Uchida, T. Maruyama, I. Kawabata, Y. Suyama, A. Sato, K. Ueno, H. Takeshita, Y. Joko, S. Watanabe, Y. Liu, H. Meguro, A. Kajita, Y. Ozawa, Y. Takeuchi, T. Hara, T. Watanabe, S. Sato, H. Tomiie, Y. Kanemaru, R. Shoji, C.H. Lai, M. Nakamichi, K. Owada, T. Ishigaki, G. Hemink, D. Dutta, Y. Dong, C. Chen, G. Liang, M. Higashitani, and J. Lutze</i>	307

Session 3E: Failure Analysis

3E.1	Study of Formation Mechanism of Nickel Silicide Discontinuities in High Performance CMOS Devices, <i>Shuichi Kudo, Yukinori Hirose, Takuya Futase, Yoshifumi Ogawa, Tadashi Yamaguchi, Kotaro Kihara, Keiichiro Kashihara, Naofumi Murata, Toshiharu Katayama, Kyoichiro Asayama, and Eiichi Murakami</i>	311
3E.2	(Invited) Material Analysis With a Helium Ion Microscope, <i>Larry Scipioni, William Thompson, Sybren Sijbrandij, and Shinichi Ogawa</i>	317
3E.3	Methodology to Support Laser-Localized Soft Defects on Analog and Mixed-Mode Advanced ICs, <i>Magdalena Sienkiewicz, Abdellatif Firiti, Olivier Crepel, Philippe Perdu, Kevin Sanchez, and Dean Lewis</i>	322
3E.4	Electron Beam Induced Temperature Oscillation For Qualitative Thermal Conductivity Analysis By An SThM / ESEM-Hybrid-System, <i>Anne Tiedemann, Ralf Heiderhoff, Ludwig Balk, and Jacob Phang</i>	327
3E.5	Electron Beam Induced Current Investigation of Stress-Induced Leakage and Breakdown Processes in High-k Stacks, <i>Jun Chen, Takashi Sekiguchi, Naoki Fukata, Masami Takase, Toyohiro Chikyow, Ryu Hasunuma, Kikuo Yamabe, Motoyuki Sato, Yasuo Nara, and Keisaku Yamada</i>	333
3E.6	Surface Electro-Static Discharge or Mechanical Damage: Solving the Mystery of Metal-to-Metal Shorts Using an Innovative Failure Analysis Approach, <i>Lesly Zaren Endrinal and Edward Coyne</i>	339

Session 3F: Late Papers

3F.1	Adapted Strategies for Dew Condensation Testing to Evaluate the Reliability of Lead Free Surface Finishes, <i>Christian Matzner and K. Feldmann</i>	343
-------------	------------------------------------------------------------------------------------------------------------------------------------------------------------	------------

Session 4A: Process and Integration

4A.1	(Invited) Reliability for Manufacturing on 45nm Logic Technology With High-k + Metal Gate Transistors and Pb-free Packaging, <i>Rahim Kasim, Chris Connor, Jeff Hicks, Jason Jopling, and Chris Litteken</i>	350
4A.2	Impact of Metal Gate Electrode on Weibull Distribution of TDDb in HfSiON Gate Dielectrics, <i>Izumi Hirano, Yasushi Nakasaki, Shigeto Fukatsu, Akiko Masada, Yuichiro Mitani, Koji Nagatomo, Masakazu Goto, Seiji Inumiya, and Katsuyuki Sekine</i>	355
4A.3	Detrimental Impact of Technological Processes on BTI Reliability of Advanced High-k/Metal Gate Stacks, <i>Xavier Garros, Mikael Casse, Claire Fenouillet-Béranger, Gilles Reimbold, Francois Martin, Clément Gaumer, Claudia Wiemer, M. Peregó, and Fabien Boulanger</i>	362
4A.4	Dual Nature of Metal Gate Electrode Effects on BTI and Dielectric Breakdown in TaC/HfSiON MISFETs, <i>Shigeto Fukatsu, Izumi Hirano, Kosuke Tatsumura, Akiko Masada, Shosuke Fujii, Yuichiro Mitani, Masakazu Goto, Seiji Inumiya, Kazuaki Nakajima, Shigeru Kawanaka, and Tomonori Aoyama</i>	367

4A.5 Processing Impact on the Reliability of Single Metal Dual Dielectric (SMDD) Gate Stacks, *Thomas Kauerauf, Marc Aoulaiche, Moon Ju Cho, Lars-Ake Ragnarsson, Tom Schram, Robin Degraeve, Thomas Hoffmann, Guido Groeseneken, and Serge Biesemans* 373

4A.6 Degradation of Interface Integrity Between a High-k Dielectric Thin Film and a Gate Electrode Due To Excess Oxygen in the Film, *Hideo Miura, Ken Suzuki, Yuta Ito, Seiji Samukawa, Tomonori Kubota, Toru Ikonma, Hideki Yoshikawa, Shigenori Ueda, Yoshiyuki Yamashita, and Keisuke Kobayashi* 376

Session 4B: Nanoelectronics

4B.1 Random Telegraph Noise in Highly Scaled nMOSFETs, *Jason Campbell, Jin Qin, Kin Cheung, Liangchun Yu, John Suehle, Anthony Oates, and Kuang Sheng* 382

4B.2 V_{TH} Fluctuations Due to Random Telegraph Signal on Work Function Control in Hf-Doped Silicate Gate Stack, *Tatsuo Shimizu, Ichiro Kato, Shinji Yokogawa, Takashi Kitagaki, Jun Taniguchi, Takatomo Suzuki, and Takashi Tsuboi* 389

4B.3 Cu-ion Diffusivity in SiO₂-Ta₂O₅ Solid Electrolyte and Its Impact on The Yield of Resistance Switching After BEOL Processes, *Naoki Banno, Toshitsugu Sakamoto, Hiromitsu Hada, Naoki Kasai, Noriyuki Iguchi, H. Imai, Shinji Fujieda, Toshinari Ichihashi, Tsuyoshi Hasegawa, and Masakazu Aono* 395

4B.4 Investigation on Hot Carrier Reliability of Gate-All-Around Twin Si Nanowire Field Effect Transistor, *Yun Young Yeoh, Sung Dae Suk, Ming Li, Kyoung Hwan Yeo, Dong-Won Kim, Gyoyoung Jin and Kyoungsuk Oh* 400

4B.5 (Invited) Avalanche, Joule Breakdown and Hysteresis in Carbon Nanotube Transistors, *Eric Pop, Sumit Dutta, David Estrada, and Albert Liao* 405

Session 4C: High Voltage

4C.1 (Invited) Reliability Challenges for Power Devices under Active Cycling, *Werner Kanert* 409

4C.2 Hot Carrier Effects in Trench-Based Integrated Power Transistors, *Peter Moens, Jaume Roig, Bart Desoete, Filip Bauwens, and Marnix Tack* 416

4C.3 A New Off-State Drain-Bias TDDDB Lifetime Model for DENMOS Device, *Shu Wen Chang, Chia Lin Chen, C.J. Wang, and Kenneth Wu* 421

4C.4 Hot Carrier Stress Degradation Modes in p-type High Voltage LDMOS Transistors, *Hubert Enichlmair, Jong-Mun Park, Sara Carniello, Bernhard Loeffler, Rainer Minixhofer, and Max Levy* 426

4C.5 TDDDB Evaluations and Modeling of Very High-Voltage (10KV) Capacitors, *Robert Higgins and Joe McPherson* 432

4C.6 Improvement of the Electrical Safe Operating Area of a DMOS Transistor during ESD Events, *Alevtina Podgaynaya, Dionyz Pogany, Erich Gornik, and Matthias Stecher* 437

Session 5A: Interconnect Electro- and Stress-Migration

5A.1 (Invited) Thermomechanical Reliability for Emerging Device Technologies: Implications for ULK Integration, 3-D Structures and Packaging, *Reinhold Dauskardt* 443

5A.2 The Effect of a Threshold Failure Time and Bimodal Behavior on the Electromigration Lifetime of Copper Interconnects, *Ronald Filippi, Ping-Chuan Wang, Andy Brendler, Paul McLaughlin, Jim Poulin, Bruce Redder, Jim Lloyd, and James Demarest* 444

5A.3 Void Nucleation and Growth Contributions to the Critical Current Density for Failure of Cu Vias, *Anthony Oates and Ming-Hsien Lin* 452

5A.4 Time and Temperature Dependence of Early Stage Stress-Induced-Voiding in Cu/Low-k Interconnects, *Kristof Croes, Chris J. Wilson, Melina Lofrano, Youssef Travaly, David De Roest, Zsolt Tökei, and Gerald P. Beyer* 457

Session 5B: Interconnect Low-k

5B.1 Critical Ultra Low-k TDDDB Reliability Issues For Advanced CMOS Technologies, *Fen Chen, Michael Shinosky, Baozhen Li, Jeffrey Gambino, S. Mungeon, P. Pokrinchak, John Aitken, Dinesh Badami, Matthew Angyal, Ravi Achanta, Griselda Bonilla, Guoyong Yang, Guoyong Yang, Pan Liu, K. Li, J. Sudijono, Y. Tan, T.J. Tang, C. Child* 464

5B.2	New Perspectives of Dielectric Breakdown in Low-<i>k</i> Interconnects, <i>Kok Yong Yiang, Walter Yao, Amit Marathe, and Oliver Aubel</i>	476
5B.3	Fundamental Understanding of Porous Low-K Dielectric Breakdown, <i>Shou-Chung Lee, A. S. Oates, and Kow-Ming Chang</i>	481

Session 5C: High-*k* Gate Dielectric: SILC and Breakdown

5C.1	Stress-Induced Leakage Current and Defect Generation in nFETs with HfO₂/TiN Gate Stacks During Positive Bias Temperature Stress, <i>Eduard Cartier and Andreas Kerber</i>	486
5C.2	Evidence of a New Degradation Mechanism in High-<i>k</i> Dielectrics at Elevated Temperatures, <i>Sahar Sahhaf, Robin Degraeve, Robert O'Connor, Ben Kaczer, Mohammed Zahid, Philippe Roussel, Luigi Pantisano, and Guido Groeseneken</i>	493
5C.3	Characterization of SILC and Its End-of-Life Reliability Assessment on 45nm High-K and Metal-Gate Technology, <i>Sangwoo Pae, Tahir Ghani, Mike Hattendorf, Jeff Hicks, Jason Jopling, Jose Maiz, Kaizad Mistry, Jim O'Donnell, Chetan Prasad, Jami Wiedemer, and Jason Xu</i>	499
5C.4	TDDDB Failure Distribution of Metal Gate /High-<i>k</i> CMOS Devices on SOI Substrates, <i>Andreas Kerber, Eduard Cartier, Barry Linder, Siddarth Krishnan, and Tanya Nigam</i>	505

Session 5D: Gate Breakdown and Transistor Hot Carriers

5D.1	The Effect of Interface Thickness of High-<i>k</i>/Metal Gate Stacks on NFET Dielectric Reliability, <i>Barry Linder, Eduard Cartier, Siddarth Krishnan, James Stathis and Andreas Kerber</i>	510
5D.2	Description of Si-O Bond Breakage Using Pair-Wise Interatomic Potentials Under Consideration of the Whole Crystal, <i>Stanislav Tyaginov, Wolfgang Gös, Tibor Grasser, Viktor Sverdlov, Philipp Schwaha, Rene Heinzl, and Franz Stimpfl,</i>	514
5D.3	Accurate Model for Time-Dependent Dielectric Breakdown of High-<i>k</i> Metal Gate Stacks, <i>Tanya Nigam, Andreas Kerber, and Peter Peumans</i>	523
5D.4	Hot-Carrier Acceleration Factors for Low Power Management in DC-AC Stressed 40nm NMOS Node at High Temperature, <i>Alain Bravaix, Chloé Guerin, Vincent Huard, David Roy, Julien-Marc Roux, and Emmanuel Vincent</i>	531

Session 5E: MEMS

5E.1	Repeatability Study of an Electrothermally Actuated Micromirror, <i>Sagnik Pal and Huikai Xie</i>	549
5E.2	Thermal Behavior and Reliability of Solidly Mounted Bulk Acoustic Wave Duplexers under High Power RF Loads, <i>Paul van der Wel, Olaf Wunnicke, Frank de Bruijn, and Remco Strijbos</i>	557
5E.3	Reliability Characterization of Interconnects in CMOS Integrated Circuits Under Mechanical Stress, <i>Stefan Hillebrecht, Ilia Polian, Bernd Becker, Patrick Ruther, Stanislav Herwik, and Oliver Paul</i>	562
5E.4	ESD Stress in RF-MEMS Capacitive Switches: The Influence of Dielectric Material Deposition Method, <i>Jinyu Ruan, George Papaioannou, Nicolas Nolhier, Marise Bafleur, Fabio Coccetti, and Robert Plana</i>	568

Session 5F: Late Papers and ESD

5F.1	New On-Chip Screening Of Gate Oxides In Smart Power Devices For Automotive Applications, <i>Vezio Malandrucolo, Mauro Ciappa, Hubert Rothleitner, and Wolfgang Fichtner</i>	573
5F.2	Embedded PowerPC 405 & 440-Based SoC Product Qualifications on 45°-Rotated Substrates, <i>Pascal Nsame, George Tang, Ernie Viau, Khambay Outama, Teddy Nigussie, Claude Dunston, Edward Sziklas, George Goth, and Carole Graas</i>	579
5F.3	Prediction of Gate Dielectric Breakdown in the CDM Timescale Utilizing Very Fast Transmission Line Pulsing, <i>David Ellis, Slavica Malobabic, Juin Liou, and Jean-Jacques Hajjar</i>	585
5F.4	Field Effect Diode for Effective CDM ESD Protection in 45 nm SOI Technology, <i>Shuqing Cao, Stephen Beebe, Akram Salman, Mario Pelella, Jung-Hoon Chun, and Robert Dutton</i>	594

Session 6A: Interconnect Dielectric Breakdown

- 6A.1 On the Contribution of Line-Edge Roughness to Intralevel TDDB Lifetime in Low-k Dielectrics,** *Jim Lloyd, Xiao-Hu Liu, Griselda Bonilla, Tom Shaw, Eric Liniger, and Anthony Lisi* 602
- 6A.2 Copper Line Topology Impact on the SiOCH Low-k Reliability in Sub 45nm Technology Node. From the Time-Dependent Dielectric Breakdown to the Product Lifetime,** *Maxime Vilmy, David Roy, Cedric Monget, Fabien Volpi, and Jean-Marc Chaix* 606
- 6A.3 Effect of Chemical Mechanical Polishing Scratch on TDDB Reliability and its Reduction in 45nm BEOL Process,** *Wei Liu, Yeow Kheng Lim, Fan Zhang, Wenyi Zhang, Changqing Chen, Bei Chao Zhang, Juan Boon Tan, Dong Kyun Sohn, and Liang Choo Hsia* 613
- 6A.4 An Efficient Approach to Quantify the Impact of Cu Residue on ELK TDDB,** *M.N. Chang, C.J. Wang, C.C. Chiu, and Kenneth Wu* 619

Session 6B: Circuit Reliability

- 6B.1 CMOS Device Design-in Reliability Approach in Advanced Nodes,** *Vincent Huard, C.R. Parthasarathy, A. Bravaix, C. Guerin, and E. Pion* 624
- 6B.2 Accurate Product Lifetime Predictions Based on Device-Level Measurements,** *Tanya Nigam, Biju Parameshwaran, and Gernot Krause* 634
- 6B.3 Mapping Systematic and Random Process Variations Using Light Emission from Off-State Leakage,** *Franco Stellari, Peilin Song, Alan Weger, and Darrell Miles* 640
- 6B.4 Experimental Study Of Gate Oxide Early-Life Failures,** *Tze Wee Chen, Young Moon Kim, Kyunglok Kim, Yoshio Kameda, Masayuki Mizuno, and Subhasish Mitra* 650

Session 6C: ESD

- 6C.1 Breakdown Voltage Walkout Effect in ESD Protection Devices,** *David LaFonteese, Vladislav Vashchenko, and Konstantin Korablev* 659
- 6C.2 A Novel ESD Protection Device Structure for HV-MOS ICs,** *Tsutomu Imoto, Kouzou Mawatari, Kuniko Wakiyama, Toshio Kobayashi, Motoyasu Yano, Mamoru Shinohara, Takashi Kinoshita, and Hisahiro Ansai* 663
- 6C.3 A New Physical Insight and 3D Device Modeling of STI Type DENMOS Device Failure Under ESD Conditions,** *Mayank Shrivastava, Jens Schneider, Maryam Baghini, Harald Gossner, and V. Ramgopal Rao* 669
- 6C.4 The Mechanism of Device Damage During Bump Process For Flip-Chip Package,** *Jian Lee, J.R. Shih, Chin Tang, Pao Niu, D-J Perng, Y-T Lin, David Su, and Kenneth Wu* 676

Poster Presentations

A - Assembly and Packaging Posters

- AP.1 Performance and Reliability Analysis of 3D-Integration Structures Employing Through Silicon Via (TSV),** *Aditya Karmarkar, Xiaopeng Xu, and Victor Moroz* 682

BD - Device Dielectric Breakdown Posters

- BD.1 Soft Breakdown in MgO Dielectric Layers,** *Enrique Miranda, Eamon O'Connor, Greg Hughes, Patrick Casey, Karim Cherkaoui, Scott Monaghan, Rathnait Long, Dan O'Connell, and P.K. Hurley* 688
- BD.2 Probing the Electronic Structure of Defective Oxide: an EELS Approach,** *Xiang Li, Gang Zhang, Chih Hang Tung, and Kin Leong Pey* 692
- BD.3 Critical Gate Voltage and Digital Breakdown: Extending Post-Breakdown Reliability Margin in Ultrathin Gate Dielectric with Thickness < 1.6 nm,** *V. L. Lo, K. L. Pey, R. Ranjan, C. H. Tung, J. R. Shih, and Kenneth Wu* 696
- BD.4 A New Detection Method of Soft Breakdown in Ultra-Thin Gate Oxides by Light-Emission Analysis,** *Kohji Ohgata, Makoto Ogasawara, Masami Kawakami, Tohru Koyama, and Eiichi Murakami* 700

- BD.5 Real-Time Observation of Trap Generation by Scanning Tunneling Microscopy and the Correlation to High-k Gate Stack Breakdown**, *Yi Ong, Diing Ang, Kin Pey, Sean O'Shea, Kuniyuki Kakushima, Takamasa Kawanago, Hiroshi Iwai, and Chih-Hang Tung* 704
- BD.6 Comprehensive Physics-Based Breakdown Model for Reliability Assessment of Oxides with Thickness Ranging from 1nm to 12nm**, *Ernest Wu, Jordi Sune, and Rolf-Peter Vollerisen* 708

CD - Compound Semiconductors Posters

- CD.1 Strain Induced Buffer Layer Defects In GaN HFETs and Their Evolution during Reliability Testing**, *Yinsin Li, M. Krishnan, Shahrzad Salemi, Gary Paradee, and Aris Christou* 718
- CD.2 Physical Mechanism of Buffer-Related Lag and Current Collapse in GaN-Based FETs and their Reduction by Introducing a Field Plate**, *Atsushi Nakajima, Keiichi Itagaki, and Kazushige Horio* 722
- CD.3 Analysis of Degradation Induced by Silicon Nitride in InP/InGaAs Heterojunction Bipolar Transistors**, *Dan Sachelarie* 727
- CD.4 False Surface-Trap Signatures Induced by Buffer Traps in AlGaIn-GaN HEMTs**, *Giovanni Verzellesi, Mustapha Faqir, Alessandro Chini, Fausto Fantini, Gaudenzio Meneghesso, Enrico Zanoni, Francesca Danesin, Franco Zanon, Fabiana Rampazzo, Fabio Marino, Anna Cavallini, and Antonio Castaldini* 732
- CD.5 Analysis of Diffusion Involved in Degradation of InGaIn-Based Laser Diodes**, *Kenji Orita, Shinichi Takigawa, Masaaki Yuri, Tsuyoshi Tanaka, Matteo Meneghini, Nicola Trivellin, Lorenzo Trevisanello, Enrico Zanoni, and Gaudenzio Meneghesso* 736

CR - Circuit Reliability Posters

- CR.1 Failure Mechanisms in CMOS-based RF Switches Subjected to RF Stress**, *Anuj Madan, Tushar Thiruvikraman, and John Cressler* 741
- CR.2 Impact of NBTI and PBTI in SRAM Bit-cells: Relative Sensitivities and Guidelines for Application-Specific Target Stability/Performance**, *Aditya Bansal, Rahul Rao, Jae-Joon Kim, Sufi Zafar, James Stathis, and Ching-Te Chuang* 745

EL - ESD and Latchup Posters

- EL.1 Ultra-Low-Leakage Power-Rail ESD Clamp Circuit in Nanoscale Low-Voltage CMOS Process**, *Po-Yen Chiu, Ming-Dou Ker, Fu-Yi Tsai, and Yeong-Jar Chang* 750
- EL.2 Highly Resistive Body STI NDEMOS: An Optimized DEMOS Device to Achieve Moving Current Filaments for Robust ESD Protection**, *Mayank Shrivastava, Jens Schneider, Maryam Baghini, Harald Gossner, and V. Ramgopal Rao* 754
- EL.3 Latchup Test Failure From ESD Protection Circuit Activation Beyond ESD Stress Condition**, *I-Cheng Lin, Che-Yuan Jao, Rei-Fu Huang, Cheng-Hsing Chien, Chien-Hui Chuang, Chen-Feng Chiang, and Bo-Shih Huang* 760
- EL.4 Analysis on Forward-Biased Electrostatic-Discharge-Induced Degradation of InP-Based Buried Heterostructure Laser Diodes**, *Hiroyuki Ichikawa, Shinji Matsukawa, Kotaro Hamada, Akira Yamaguchi, and Takashi Nakabayashi* 764
- EL.5 Very Fast Transient Simulation and Measurement Methodology For ESD Technology Development**, *Slavica Malobabic, David Ellis, Juin Liou, Javier Salcedo, Jean-Jacques Hajjar, and Yuanzhong Zhou* 769
- EL.6 Characterization of the Electrostatic Discharge Induced Interface Traps in Metal-Oxide-Semiconductor Field-Effect Transistors**, *Jen-Chou Tseng and Jenn-Gwo Hwu* 777

EX - Extreme Environments Posters

- EX.1 Why is Oxide-Trap Charge-Pumping (OTCP) Method Appropriate for Extracting the Radiation-Induced Traps in MOSFET?**, *Boualem Djezzar, Hakim Tahi, and Arezki Mokrani* 779
- EX.2 Laser Measurement Techniques For Detecting Age-Related Degradation of Device Radiation Response**, *Kevin Horn* 785
- EX.3 Analysis of Radiation-Hardening Techniques for 6T SRAMs with Structured Layouts**, *Gabriel Torrens, Bartomeu Alorda, Sebastià Bota, and Jaume Segura* 791

FA - Failure Analysis Posters

- FA.1 Determination of the Electric Field Distribution within Multi-Quantum-Well Light Emitting Diodes by the use of Electron Beam Induced Methods**, *Thomas Geinzer, Ralf Heiderhoff, and Ludwig Josef Balk* 796
- FA.2 A Study of Bipolar Phototransistor Action Existing in CMOS Process Triggered By a Laser Beam used in a C-AFM System**, *Hung-Sung Lin, Mong-Shen Wu, and Tsui-Hua Huang* 801
- FA.3 Reliable and Accurate Temperature Measurement using Scanning Thermal Microscopy with Double Lock-In Amplification**, *H.W. Ho, X.H. Zheng, J.C.H. Phang, and L.J. Balk* 804
- FA.4 Unique Electrical Characterization and In-Line Monitoring of Nano-Tipped Defects in Metal-Insulator-Metal Capacitors**, *Lieyi Sheng, Eric Snyder, Jason Doub, Valerie Berti, Levi Kriner, and Eddie Glines* 808

FF - Fables and Foundry Posters

- FF.1 Addressing IC Component Quality and Reliability Assurance Challenges**, *Shi-Jie Wen, Rao Morusupalli, and Marc Hartranft* 810

IC - Interconnect and BEOL Dielectrics Posters

- IC.1 Withdrawn
- IC.2 TDDB Lifetime of Asymmetric Patterns and Its Comprehension from Percolation Theory**, *Hiroshi Miyazaki and Daisuke Kodama* 814
- IC.3 Statistical Outlook into the Physics of Failure for Copper Low-k Intra-Metal Dielectric Breakdown**, *Nagarajan Raghavan and Krishnamachar Prasad* 819
- IC.4 The Characteristics of Cu-Drift Induced Dielectric Breakdown under Alternating Polarity Bias Temperature Stress**, *Sung-Yup Jung, Byoung-Joon Kim, Nam Yeal Lee, Baek-Mann Kim, Seung Jin Yeom, Noh Jung Kwak, and Young-Chang Joo* 825
- IC.5 Electromigration Tests for Critical Stress and Failure Mechanism Evaluation in Cu/W via/Al Hybrid Interconnect**, *Zungsun Choi, Byung-Lyul Park, Jong Myeong Lee, Gil-Heyun Choi, Hyeon-Deok Lee, and Joo-Tae Moon* 828
- IC.6 Process Options for Improving Electromigration Performance in 32nm Technology and Beyond**, *Oliver Aubel, Jörg Hohage, Frank Feustel, Christian Hennesthal, Ulrich Mayer, Axel Preusse, Markus Nopper, Matthias Lehr, Jürgen Boemmel, and Susanne Wehner* 832
- IC.7 Joule Heating Effects on Electromigration in Cu/Low-k Interconnects**, *Shinji Yokogawa, Yumi Kakuhara, and Hideaki Tsuchiya* 837
- IC.8 Effect of Multiple Via Layout on Electromigration Performance and Current Density Distribution in Copper Interconnect**, *Mingte Lin, Nick Jou, James Liang, and K Su* 844
- IC.9 A Novel Test Structure to Study Intrinsic Reliability of Barrier/Low-k**, *Larry Zhao, Zsolt Tokei, Gianni Gischia, Marianna Pantouvaki, Kristof Croes, and Gerald Beyer* 848
- IC.10 Effects of Photoinduced Carrier Injection on Time-Dependent Dielectric Breakdown**, *Joanna Atkin, Robert Laibowitz, Tony Heinz, Jim Lloyd, Thomas Shaw, and Eduard Cartier* 851
- IC.11 Withdrawn
- IC.12 A Comprehensive Look at PVD Scaling to Meet the Reliability Requirements of Advanced Technology**, *Roey Shaviv, Sanjay Gopinath, Marcelle Marshall, Tom Mountsier, Girish Dixit, and Yu Jiang* 855
- IC.13 The Dynamic Thermal Behavior of Silicided Polysilicon Under High Current Stress Event**, *Jian Lee, J.R. Shih, David Su, and Kenneth Wu* 861
- IC.14 Temperature Scaling of Electromigration Threshold Product in Cu/Low-K Interconnects**, *Emmanuel Petitprez, Lise Doyen, and David Ney* 865

ME - Micro-Electronic Systems and MEMS Posters

- ME.1 Methodology to Analyze Failure Mechanisms of Ohmic Contacts on MEMS Switches**, *Adrien Broue, Jérémie Dhennin, Cédric Seguineau, Xavier Lafontan, Christel Dieppedale, Jean-Michel Desmarres, Patrick Pons, and Robert Plana* 869

MY - Memory Posters

- MY.1 Understanding Barrier Engineered Charge-Trapping NAND Flash Devices With and Without High-K Dielectric**, *Hang-Ting Lue, Sheng-Chih Lai, Tzu-Hsuan Hsu, Pei-Ying Du, Szu-Yu Wang, Kuang-Yeu Hsieh, Rich Liu, and Chih-Yuan Lu* 874
- MY.2 Study of the Charge-Trapping Characteristics of Silicon-Rich Nitride Thin Films Using the Gate-Sensing and Channel-Sensing (GSCS) Method**, *Chi-Pin Lu, Jung-Yu Hsieh, Pei-Ying Du, Hang-Ting Lue, Ling-Wu Yang, Tahone Yang, Kuang-Chao Chen, and Chih-Yuan Lu* 883
- MY.3 Statistical Retention Modeling in Floating-Gate Cell: ONO Scaling**, *Andrey Serov, Dongwan Shin, Dae Sin Kim, Taikyung Kim, Keun-Ho Lee, Young-Kwan Park, Moon-Hyun Yoo, Tae-hun Kim, Sug-Kang Sung, and Choong-Ho Lee* 887
- MY.4 Cell Endurance Prediction from a Large-Area SONOS Capacitor**, *Chih-Hsiung Lee, W. H. Tu, S. H. Gu, C. W. Wu, S. W. Lin, T. H. Yeh, K. F. Chen, Y. J. Chen, J. Y. Hsieh, I. J. Huang, N. K. Zous, T. T. Han, M. S. Chen, W. P. Lu, K. C. Chen, Tahui Wang, and Chih-Yuan Lu* 891
- MY.5 Charge Loss Behavior of Manos-Type Flash Memory Cell with Different Levels of Charge Injection**, *Man Chang, Minseok Jo, Musarrat Hasan, Seonghyun Kim, Yongkyu Ju, Seungjae Jung, Hyejung Choi, and Hyunsang Hwang* 893
- MY.6 A Statistical Model of Erratic Erase Based on an Automated Random Telegraph Signal Characterization Technique**, *Andrea Chimenton, Cristian Zambelli, and Piero Olivo* 896
- MY.7 Indications for an Ideal Interface Structure of Oxynitride Tunnel Dielectrics**, *Ziyuan Liu, Shuu Ito, Takashi Ide, Masashi Nakata, Hirokazu Ishigaki, Mariko Makabe, Markus Wilde, Katsuyuki Fukutani, Hiroyuki Mitoh, and Yoshiaki Kamigaki* 902
- MY.8 Post-Cycling Data Retention Failure in Multilevel Nor Flash Memory with Nitrided Tunnel-Oxide**, *Wook Lee, Chang-Hyun Hur, Hyun-Min Lee, Hwanbae Yoo, Sang-Eun Lee, Bong-Yong Lee, Chankwang Park, and Kijoon Kim* 907

NA - Nanoelectronics Posters

- NA.1 Critical Thermal Issues in Nanoscale IC Design**, *Lei Jiang, Daniel Pantuso, Per Sverdrup, and Wei-kai Shih* 909

PD - Product Qualification Posters

- PD.1 Investigation of Chip-Package Interaction - Looking for More Acceleration in Product Qualification Tests**, *Werner Kanert and Reinhard Pufall* 913

PI - Process and Integration Reliability Posters

- PI.1 Reliability of HfO₂/SiO₂ Dielectric With Strain Engineering using CESL Stressor**, *Jaechul Kim, Kyong Taek Lee, Seung Hyun Song, Min Sang Park, Seung Ho Hong, Gil Bok Choi, Hyun Sik Choi, Rock Hyun Baek, Hyun Chul Sagong, Yoon-Ha Jeong, Sung Woo Jung, and Chang Young Kang* 917
- PI.2 The Role of Nitrogen in HfSiON Defect Passivation**, *Robert O'Connor, Marc Aoulaiche, Luigi Pantisano, Adelina Shickova, Robin Degraeve, Ben Kaczer, and Guido Groeseneken* 921

SE - Soft Errors Posters

- SE.1 Soft Error Rate Cross-Technology Prediction on Embedded DRAM**, *Yi-Pin Fang, Balaji Vaidyanathan, and A. S. Oates* 925
- SE.2 ANITA – A New Neutron Facility for Accelerated SEE Testing at The Svedberg Laboratory**, *Alexander Prokofiev, Jan Blomgren, Simon Platt, Ralf Nolte, Stefan Roettger, and Andrey Smirnov* 929
- SE.3 Role of the Deep Parasitic Bipolar Device in Mitigating the Single Event Transient Phenomenon**, *Nobukazu Mikami, Takuya Nakauchi, Akira Oyama, Hajime Kobayashi, and Hiroki Usui* 936

SE.4	Proposal for a New Integrated Circuit and Electronics Neutron Experiment Source at Oak Ridge National Laboratory, <i>Laura Dominik, Eugene Normand, Michael Dion, and Phillip Ferguson</i>	940
SE.5	Correlation of Soft Error Rates Between Mono-Energetic and Full Spectrum Beams on a 90nm SRAM Technology, <i>Nayan Patel and Helmut Puchner</i>	948
SE.6	A New Dedicated Neutron Facility for Accelerated SEE Testing at the ISIS Facility, <i>Christopher Frost, Stuart Ansell, and Giuseppe Gorini</i>	952

TF - Thin Film Devices Posters

TF.1	The Correlation Between Trap States and Mechanical Reliability of Amorphous Si:H TFTs for Flexible Electronics, <i>M. H. Lee, S. T. Chang, S.-C. Weng, W.-H. Liu, K.-J. Chen, K.-Y. Ho, M. H. Liao, J.-J. Huang, and G.-R. Hu</i>	956
TF.2	Comparison of Device Degradation of n-Type Metal-Induced Laterally Crystallized Poly-Si TFTs With or Without Hydrogenation, <i>Mingxiang Wang, Chunfeng Hu, Yan Zhou, and Meijuan Xu</i>	960

XT - Transistor and BTI and Hot Carrier Posters

XT.1	Studies of NBTI in pMOSFETs with Thermal and Plasma Nitrided SiON Gate Oxides by OFIT and FPM Methods, <i>W.J. Liu, D. Huang, Q.Q. Sun, C.C. Liao, L.F. Zhang, Z.H. Gan, W. Wong, and Ming-Fu Li</i>	964
XT.2	Layout Dependency of PMOS Off Current Degradation Due to Off-State Stress, <i>Jae Yong Seo, Hong Sik Park, Sabina Lee, Tae Hun Kang, Gu Gwan Kang, Byung Heon Kwak, and Won Shik Lee</i>	969
XT.3	Systematic Study on Bias Temperature Instability of Various High-k Gate Dielectrics; HfO₂, HfZrxOy and ZrO₂, <i>Hyung-Suk Jung, Tae Joo Park, Jeong Hwan Kim, Sang Young Lee, Joohwi Lee, Him Chan Oh, Kwang Duck Na, Jung-Min Park, Weon-Hong Kim, Min-Woo Song, Nae-In Lee, and Cheol Seong Hwang</i>	971
XT.4	Theoretical Approach and Precise Description of PBTI in High-k Gate Dielectrics based on Electron Trap in Pre-existing and Stress-Induced Defects, <i>Junji Shimokawa, Motoyuki Sato, Chikashi Suzuki, Mitsutoshi Nakamura, and Yuzuru Ohji</i>	973
XT.5	Negative Bias Temperature Instability of p-Channel Transistors with Diamond-like Carbon Liner Having Ultra-high Compressive Stress, <i>Bin Liu, Kian-Ming Tan, Ming-Chu Yang, and Yee-Chia Yeo</i>	977
XT.6	Applying the Universal Recovery Equation for Fast Wafer Level Reliability Monitoring NBTI Assessment, <i>Rolf-Peter Vollertsen, Hans Reisinger, Stefano Aresu, and Christian Schluender</i>	981
XT.7	Spin Dependent Recombination Study of the Atomic-Scale Effects of Fluorine on the Negative Bias Temperature Instability, <i>Jason Ryan, Patrick Lenahan, An Krishnan, Srikanth Krishnan, and Jason Campbell</i>	988
XT.8	RF and Hot Carrier Effects in Metal Gate/High-k Dielectric nMOSFETs at Cryogenic Temperature, <i>Hyun Chul Sagong, Kyong Taek Lee, Seung-Ho Hong, Hyun-Sik Choi, Gil-Bok Choi, Rock-Hyun Baek, Seung-Hyun Song, Min-Sang Park, Jae Chul Kim, Yoon-Ha Jeong, Sung-Woo Jung, and Chang Yong Kang</i>	992
XT.9	Asymmetry of RTS Characteristics Along Source-Drain Direction and Statistical Analysis of Process-Induced RTS, <i>Kenichi Abe, Yuki Kumagai, Shigetoshi Sugawa, Shunichi Watabe, Takafumi Fujisawa, Akinobu Teramoto, and Tadahiro Ohmi</i>	996
XT.10	Observation of Two Gate Stress Voltage Dependence of NBTI Induced Threshold Voltage Shift of Ultra-Thin Oxynitride Gate P-MOSFET, <i>Zhiqiang Teo, Diing Shenp Ang, and Guoan Du</i>	1002
XT.11	A New Fast Switching NBTI Characterization Method that Determines Subthreshold Slope Degradation during Stress, <i>Douglas Brisbin and Prasad Chaparala</i>	1005
XT.12	Investigation of Plasma Charging Damage Impact on Device and Gate Dielectric Reliability in 180nm SOI CMOS RF Switch Technology, <i>Dimitris Ioannou, David Harmon, and Wagdi Abadeer</i>	1011
XT.13	Positive and Negative Bias Temperature Instability in La₂O₃ and Al₂O₃ Capped High-k MOSFETs, <i>Marc Aoulaiche, Ben Kaczer, Moonju Cho, Michel Houssa, Robin Degraeve, Thomas Kauerauf, Amal Akheyar, Tom Schram, Philippe Roussel, Herman Maes, Thomas Hoffmann, Serge Biesemans, and Guido Groeseneken</i>	1014
XT.14	Effect of Mechanical Strain on the NBTI of Short-Channel P-MOSFETS : Role of Impact Ionization, <i>Zhiqiang Teo, Diing Shenp Ang, Kwang Seng See, and Pei Zhen Yang</i>	1019

- XT.15 Frequency and Recovery Effects in High-k BTI Degradation**, *Stephen Ramey, Chetan Prasad, Marty Agostinelli, Sangwoo Pae, Steven Walstra, Satrajit Gupta, and Jeffrey Hicks* **1023**
- XT.16 New Insights into the Wide I_D Range Channel Hot-Carrier Degradation in High-k Based Devices**, *Esteve Amat, Rosana Rodriguez, Montserrat Nafria, Xavier Aymerich, Thomas Kauerauf, Robin Degraeve, and Guido Groeseneken* **1028**
- XT.17 Do NBTI-Induced Interface States Show Fast Recovery? A Study Using a Corrected On-The-Fly Charge-Pumping Measurement Technique**, *Philipp Hehenberger, Thomas Aichinger, Tibor Grasser, Wolfgang Gös, Oliver Triebel, Ben Kaczer, and Michael Nelhiebel* **1033**