

2007
IEEE
International
Reliability
Physics
Symposium
Proceedings

45th Annual

Phoenix, Arizona • April 15–19, 2007

Sponsored by
the IEEE Electron Devices Society and
the IEEE Reliability Society

2007 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

SYMPOSIUM OFFICERS

GENERAL CHAIR E.I. Cole, Jr., Sandia National Labs
VICE GENERAL CHAIR J.S. Suehle., NIST
SECRETARY G. La Rosa, IBM
FINANCE D.L. Barton, Sandia National Labs

SYMPOSIUM COMMITTEE CHAIRS

TECHNICAL PROGRAM R.C. Laco, The Aerospace Corporation
PUBLICITY C.R. Messick, Northrop Grumman/Yuan Chen, JPL
REGISTRATION E. Ogawa, Texas Instruments
ARRANGEMENTS J.H. Stathis, IBM Research
AUDIO-VISUAL G.B. Alers, Novellus Systems
PUBLICATIONS T.M. Moore, Omniprobe
EXHIBITS S. Krishnan, Texas Instruments
TUTORIAL P. Chaparala, National Semiconductor
WORKSHOPS P.F. Bechtold, IBM
CONSULTANT R.C. Walker, SAR Associates
CONSULTANT D.F. Barber, Scien-Tech Associates

BOARD OF DIRECTORS

C.D. Graas, Chair
IBM

E.I. Cole Jr.
Sandia National Labs

N.R. Mielke
Intel

A.G. Street
QUALCOMM

L.A. Kasprzak
Dade Behring Inc.

T.A. Rost
Texas Instruments

J.S. Suehle
NIST

J.W. McPherson
Texas Instruments

H.A. Schafft
NIST

W.R. Tonti
IBM

PUBLISHED BY
THE ELECTRON DEVICE SOCIETY AND THE RELIABILITY SOCIETY
OF THE
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2007 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. 07CH37867
ISBN: 1-4244-0918-7 Softbound Edition
Library of Congress Number: 82-640313

PREFACE

by Ed Cole Jr., 2007 IRPS General Chair

For all the IRPS Management Committee and Board of Directors I am delighted to present this 45th edition of the IRPS Proceedings. The technical information contained in this volume results from the combined efforts of many people, most notably the authors whose work has been selected for publication and is described in detail in the pages that follow. The proceedings' papers and the authors' platform and poster presentations at the symposium form the heart of the IRPS.

In addition to the authors, these proceedings also represent the efforts of many technical and management committee members who volunteer their skills, time, and energy, along with the assistance, guidance, and hard work from our invaluable consultants. Together, they continue to make the IRPS the leading forum for publishing, presenting, and discussing recent advances across the wide range of subjects directly concerning microelectronics reliability. To the authors, volunteers, and consultants, I give my thanks for helping make the 2007 IRPS a success and maintaining the IRPS an essential venue serving the worldwide microelectronics reliability community.

It is also my pleasure to introduce our 2007 keynote speaker, Dr. Thomas Hussey, Chief Scientist of the Air Force Office of Scientific Research. Each year the IRPS keynote speaker discusses a forward-

looking, sometimes wide-ranging view of our field. Tom's presentation, "Basic Research for the Air Force of the 21st Century" will address government/industry funding and activities across a broad spectrum of topics, including microelectronics sustainability and reliability.

We are fortunate to be taking advantage of a brand new facility at the Phoenix Convention Center this year. The amenities of this site permit all of the official IRPS activities to be held "under one roof" in very appealing and convenient surroundings. In addition to the platform presentations and workshop discussions, poster presentations on Wednesday evening offer another opportunity for reviewing current work in microelectronics reliability. The IRPS Poster Session is an important element of the technical program, and poster summaries are included in these proceedings.

These proceedings, together with the companion color CDROM, should become a valuable piece of your reference library for a long time to come. A virtual IRPS 2007 on DVD-ROMs will be available soon after the Symposium (check www.irps.org for availability) that contains video, audio, and presentation material for all of the platform technical presentations. The entire IRPS team hopes that you enjoy this symposium and will continue to join us and contribute to future meetings.

TABLE OF CONTENTS

TRANSISTORS AND MEMORY

On the physical mechanism of NBTI in silicon oxynitride p-MOSFETs: Can differences in insulator processing conditions resolve the interface trap generation versus hole trapping controversy? <i>S. Mahapatra, K. Ahmed, D. Varghese, A.E. Islam, G. Gupta, L. Madhav, D. Saha, and M.A. Alam</i>	1
Estimation of NBTI degradation using on-chip I_{DDQ} measurement <i>K. Kang, M.A. Alam, and K. Roy</i>	10
On the interaction of ESD, NBTI and HCI in 65 nm technology <i>R. Mishra, S. Mitra, R. Gauthier, D.E. Ioannou, D. Kontos, K. Chatty, C. Seguin, and R. Halbach</i>	17
(Invited) SRAM variability and supply voltage scaling challenges <i>R. Kapre, K. Shakeri, H. Puchner, J. Tandigan, T. Nigam, K. Jang, M.V.R. Reddy, S. Lakshminarayanan, D. Sajoto, and M. Whately</i>	23
Quantitative analysis of random telegraph signals as fluctuations of threshold voltages in scaled flash memory cells <i>H. Miki, T. Osabe, N. Tega, A. Kotabe, H. Kurata, K. Tokami, Y. Ikeda, S. Kamohara, and R. Yamada</i>	29

HIGH-K

(Invited) Dielectric breakdown in high-k gate dielectrics: Mechanism and lifetime assessment <i>K. Okada, H. Ota, T. Nabatame, and A. Toriumi</i>	36
New understanding on the breakdown of high K dielectric stacks using multi-vibrational hydrogen release model <i>M. Rafik, G. Ribes, D. Roy, and G. Ghibaudo</i>	44
Progressive breakdown characteristics of high-k/metal gate stacks <i>G. Bersuker, N. Chowdhury, C.D. Young, D. Heh, and R. Choi</i>	49
Defects generation in $\text{SiO}_2/\text{HfO}_2$ studied with variable $t_{\text{charge}}-t_{\text{discharge}}$ charge pumping (VT^2CP) <i>M.B. Zahid, R. Degraeve, L. Pantisano, J.F. Zhang, and G. Groeseneken</i>	55
In depth analysis of V_T instabilities in HfO_2 technologies by charge pumping measurements and electrical modeling <i>X. Garros, J. Mitard, C. Leroux, G. Reimbold, and F. Boulanger</i>	61
Comparison of plasma-induced damage in SiO_2/TiN and HfO_2/TiN gate stacks <i>C.D. Young, G. Bersuker, F. Zhu, K. Matthews, R. Choi, S.C. Song, H.K. Park, J.C. Lee, and B.H. Lee</i>	67

PRODUCT AND CIRCUIT RELIABILITY I

Kinetic analysis of X-ray irradiation induced static refresh failure mechanism in DRAM <i>A. Ditali, M. Ma, B. Black, S.-J. Wen, and S. Chung</i>	71
Macro-model for post-breakdown 90nm and 130nm transistors and its applications in predicting chip-level function failure after ESD-CDM events <i>T.W. Chen, C. Ito, W. Loh, W. Wang, S. Mitra, and R.W. Dutton</i>	78
Degradation mechanisms in CMOS power amplifiers subject to radio-frequency stress and comparison to the DC case <i>C.D. Presti, F. Carrara, A. Scuderi, S. Lombardo, and G. Palmisano</i>	86
(Late) Realistic projections of product F_{\max} shift and statistics due to HCI and NBTI <i>A. Haggag, M. Lemanski, G. Anderson, P. Abramowitz, and M. Moosa</i>	93

ASSEMBLY AND PACKAGING

The impact of ball-bonding induced voltage transient on sub-90nm CMOS technology <i>J.-H. Lee, J.R. Shih, B.L. Lin, C.H. Lin, P.-K. Niu, J. Wang, C.-H. Tang, A.S. Oates, and K. Wu</i>	97
On the physics of failure in the case of moisture induced delamination in plastic encapsulated microelectronic devices <i>K.C. Lee and P. Alpern</i>	102
Identification of brittle solder joints using high strain rate testing of BGA solder joints <i>R. Pandher and M. Boureghda</i>	107
A study on wire ball/pad open failure mechanism of a multi-stack package (MSP) under high temperature storage (HTS) condition <i>S.Y. Yang, H.-J. Byun, S.-W. Park, and W.-J. Lee</i>	113

INTERCONNECTS I

Analytical study of impurity doping effects on electromigration of Cu interconnects by employing comprehensive scattering model <i>S. Yokogawa, Y. Kakuhara, H. Tsuchiya, and K. Kikuta</i>	117
Plasticity-amplified diffusivity: dislocation cores as fast diffusion paths in Cu interconnects <i>A.S. Budiman, C.S. Hau-Riege, P.R. Besser, A. Marathe, Y.-C. Joo, N. Tamura, J.R. Patel, and W.D. Nix</i>	122
Cu interconnect width effect, mechanism and resolution on down-stream stress electromigration <i>Y.L. Cheng, B.L. Lin, S.Y. Lee, C.C. Chiu, and K. Wu</i>	128
Design for manufacturability and its role in enhancing stress migration reliability of porous ultra low-k copper interconnects <i>Y.K. Lim, K.L. Pey, P.S. Lee, Y.H. Lee, N.R. Kamat, J.B. Tan, T. Fu, and L.C. Hsia</i>	134

MICROELECTRONICS IN EXTREME ENVIRONMENTS

(Invited) SiGe BiCMOS technology: an IC design platform for extreme environment electronics applications <i>J.D. Cressler</i>	141
(Invited) Understanding tin plasmas: a new approach to tin whisker risk assessment <i>M. Mason and G. Eng</i>	150
Cryogenic reliability impact on analog circuits at extreme low temperatures <i>Y. Chen, L. Westergard, C. Billman, R. Leon, T. Vo, M. White, M. Mojarradi, and E. Kolawa</i>	156

MEMORY I

Statistical investigation of random telegraph noise I_D instabilities in flash cells at different initial trap-filling conditions <i>C.M. Compagnoni, R. Gusmeroli, A.S. Spinelli, A.L. Lacaita, M. Bonanomi and A. Visconti</i>	161
Effects of lateral charge spreading on the reliability of TANOS (TaN/AIO/SiN/Oxide/Si) NAND flash memory <i>C. Kang, J. Choi, J. Sim, C. Lee, Y. Shin, J. Park, J. Sel, S. Jeon, Y. Park, and K. Kim</i>	167
Reliability and processing effects of Bandgap Engineered SONOS (BESONOS) flash memory <i>S.-Y. Wang, H.-T. Lue, E.-K. Lai, L.-W. Yang, T. Yang, K.-C. Chen, J. Gong, K.-Y. Hsieh, R. Liu, and C.-Y. Lu</i>	171
A novel gate-sensing and channel-sensing transient analysis method for real-time monitoring of charge vertical location in SONOS-type devices and its applications in reliability studies <i>H.-T. Lue, P.-Y. Du, S.-Y. Wang, E.-K. Lai, K.-Y. Hsieh, R. Liu, and C.-Y. Lu</i>	177
Development and optimization of re-oxidized tunnel oxide with nitrogen incorporation for the flash memory application <i>J.-G. Jee, W.H. Kwon, W. Lee, J.-H. Park, H.-K. Kim, H.-M. Son, W.-J. Chang, J.-J. Han, Y.-W. Hyung, and H.-D. Lee</i>	184

Influence of hydrogen permeability of liner nitride film on program/erase endurance of split-gate type Flash EEPROMs <i>Z. Liu, S. Fujieda, F. Hayashi, M. Shimizu, M. Nakata, H. Ishigaki, M. Wilde, and K. Fukutani</i>	190
--	-----

DIELECTRICS

The current understanding of the trap generation mechanisms that lead to the power law model for gate dielectric breakdown <i>P. E. Nicollian, A. T. Krishnan, C. A. Chancellor, R. B. Khamankar, S. Chakravarthi, C. Bowen, and V. K. Reddy</i>	197
Quantum mechanical treatment of Si-O bond breakage in Silica under time dependent dielectric breakdown testing <i>J.W. McPherson</i>	209
Lifetime prediction for CMOS devices with ultra thin gate oxides based on progressive breakdown <i>A. Kerber, M. Röhner, T. Pompl, R. Duschl, and M. Kerber</i>	217
Significance of breakdown location on post-breakdown transient and MOSFET degradation <i>K.L. Pey, T.A.L Selvarajoo, C.H. Tung, D.S. Ang, and V.L. Lo</i>	221
Reconsideration of hydrogen-related degradation mechanism in gate oxide <i>Y. Mitani, T.Yamaguchi, H.Satake, and A.Toriumi</i>	226
Analytic extension of the cell-based oxide breakdown model to full percolation and its implications <i>A.T. Krishnan and P.E. Nicollian</i>	232

ORGANICS

Defects in organic molecular crystals: spectroscopy and effects on electronic and optical properties <i>O. Mitrofanov, T. Siegrist, D.V. Lang, C. Kloc, W.-Y. So, M.A. Sergent, and A.P. Ramirez</i>	240
Bias stress effects in organic thin film transistors <i>T.N. Ng, M.L. Chabinyk, R.A. Street, and A. Salleo</i>	243
Mechanisms of operation and degradation in solution-processable organic photovoltaics <i>S. Shaheen</i>	248
OLED device operational lifetime: insights and challenges <i>S. Xia, R.C. Kwong, V. Adamovich, M.S. Weaver, and J.J. Brown</i>	253

TRANSISTORS

Ballistic phonon enhanced NBTI <i>Y. Wang, K.P. Cheung, A.S. Oates, and P. Mason</i>	258
Mechanism and modeling of PMOS NBTI degradation with drain bias <i>Y. Luo, J. Orona, D. Nayak, and D. Gitlin</i>	264
The universality of NBTI relaxation and its implications for modeling and characterization <i>T. Grassler, W. Gos, V. Sverdlov, and B. Kaczer</i>	268
Correction of self-heating for HCI lifetime prediction <i>J.M. Roux, X. Federspiel, D. Roy, and P. Abramowitz</i>	281
Consideration of recovery effects during NBTI measurements for accurate lifetime predictions of state-of-the-art pMOSFETs <i>W. Heinrichs, H. Reisinger, W. Gustin, and C. Schlünder</i>	288

SER

(Invited) SEU and SET modeling and mitigation in deep submicron technologies <i>D.G. Mavis and P.H. Eaton</i>	293
Single event upsets in a 130 nm hardened latch design due to charge sharing <i>O.A. Amusan, A.L. Sternberg, A.F. Witulski, B.L. Bhuva, J.D. Black, M.P. Baze, and L.W. Massengill</i>	306
Experimental characterization and application of circuit architecture level single event transient mitigation <i>K.C. Mohr and L.T. Clark</i>	312
Random dopant effect on V_T variations affecting the soft-error rates of nanoscale CMOS memory cells <i>A. Balasubramanian, A.L. Sternberg, P.R. Fleming, B.L. Bhuva, S. Kalemeris, and L.W. Massengill</i>	318

ESD AND LATCHUP

(Invited) Survey on very fast TLP and ultra fast repetitive pulsing for characterization in the CDM-domain <i>H.A. Gieser and H. Wolf</i>	324
--	-----

Effects of background doping concentration on ESD protection properties of high voltage operation extended drain N-type MOSFET device. <i>K.-H. Kim, Y.-J. Seo, and W.-J. Choi</i>	334
Drain extended nMOS high current behavior and ESD protection strategy for HV applications in sub-100nm CMOS technologies <i>G. Boselli, V. Vassilev, and C. Duvvury</i>	342
Evaluation of SCR-based ESD protection devices in 90nm and 65nm CMOS technologies <i>J. Di Sarro, K. Chatty, R. Gauthier, and E. Rosenbaum</i>	348
External latchup characteristics under static and transient conditions in advanced bulk CMOS technologies <i>D. Kontos, R. Gauthier, K. Chatty, K. Domanski, M. Muhammad, C. Seguin, and R. Halbach</i>	358

PROCESS INTEGRATION RELIABILITY

A comprehensive model for plasma damage enhanced transistor reliability degradation <i>W.T. Weng, A.S. Oates, and T.-Y. Huang</i>	364
Study of plasma damage at recess-channel gate (RG) structure during plasma nitridation <i>H.-J. Cho, T.-Y. Kim, S.-A. Jang, H. Ahn, Y.S. Kim, K.-Y. Lim, M.G. Sung, H.-S. Yang, S.-H. Phy, and J.W. Kim</i>	370
Impact of bottom interfacial layer on the threshold voltage and device reliability of fluorine incorporated PMOSFETs with high-k/metal gate <i>K. Choi, T. Lee, J. Barnett, H.R. Harris, S. Kweon, C.D. Young, G. Bersuker, R. Choi, S.C. Song, B.H. Lee, and R. Jammy</i>	374
Reliability investigations for bulk-FinFETs implementing partially-insulating layer <i>J. Park, J.-M. Park, S.-O. Sohn, J.-B. Lee, C.-H. Jeon, S.Y. Han, S. Yamada, W. Yang, Y. Roh, and D. Park</i>	378

INTERCONNECTS II

The effect of metal area and line spacing on TDDB characteristics of 45nm low-k SiCOH dielectrics <i>F. Chen, P. McLaughlin, J. Gambino, E. Wu, J. Demarest, D. Meatyrd, and M. Shinosky</i>	382
Modeling of interconnect dielectric lifetime under stress conditions and new extrapolation methodologies for time-dependent dielectric breakdown <i>G.S. Haase and J.W. McPherson</i>	390
Time dependent dielectric breakdown characteristics of low-k dielectric (SIOC) over a wide range of test areas and electric fields <i>J. Kim, E.T. Ogawa, and J.W. McPherson</i>	399
Moisture related low-k dielectric reliability before and after thermal annealing <i>Y. Li, I. Ciofi, L. Carbonell, G. Groeseneken, K. Maex, and Z. Tokei</i>	405
Role of Cu in TDDB of low-k dielectrics <i>J.R. Lloyd, S. Ponoth, E. Liniger, and S. Cohen</i>	410

MEMS

Effect of scratch stress on the surface hardness and inner structures of a capacitive fingerprint sensor LSI <i>N. Shimoyama, S. Shigematsu, H. Morimura, T. Shimamura, T. Kumazaki, M. Nakanishi, H. Ishii, and K. Machida</i>	412
Time and voltage dependence of dielectric charging in RF MEMS capacitive switches <i>R.W. Herfst, P.G. Steeneken, and J. Schmitz</i>	417
A critical enhancement in the yield analysis of microsystems <i>P. Vudathu, D. Boning, and R.Laur</i>	422
Failure mechanisms in MEMS based silicon carbide high temperature pressure sensors <i>R.S. Okojie, P. Nguyen, V. Nguyen, E. Savrun, D. Lukco, J. Buehler, and T. McCue</i>	429

PRODUCT AND CIRCUIT RELIABILITY II

Extended reliability study of high density PZT capacitors: intrinsic lifetime determination and wafer level screening strategy <i>E. Bouyssou, G. Guégan, S. Bruyère, R. Pezzani, L. Berneux, L. Dantas de Morais, J.-P. Rebrassé, C. Anceau, and C. Nopper</i>	433
Time dependent V_{ccmin} degradation of SRAM fabricated with high-k gate dielectrics <i>J.C. Lin, A.S. Oates, and C.H. Yu</i>	439

Erratic bit errors in latches <i>P. Relangi and S. Mitra</i>	445
Understanding SRAM high-temperature-operating-life NBTI: statistics and permanent vs recoverable damage <i>A. Haggag, G. Anderson, S. Parihar, D. Burnett, G. Abeln, J. Higman, and M. Moosa</i>	452

COMPOUND SEMICONDUCTORS

Reversible degradation of GaN LEDs related to passivation <i>M. Meneghini, L. Trevisanello, R. Penzo, M. Benedetti, U. Zehnder, U. Strauss, G. Meneghesso, and E. Zanoni</i>	457
Ultra-fast characterization of transient gate oxide trapping in SiC MOSFETs <i>M. Gurfinkel, J.S. Suehle, J.B. Bernstein, Y. Shapira, A.J. Lelis, D. Habersat, and N. Goldsman</i>	462
Investigating the stability of thin film transistors with zinc oxide as the channel layer <i>R.B.M. Cross and M.M. De Souza</i>	467
Accelerated RF life testing of GaN HFETs <i>A.M. Conway, M. Chen, P. Hashimoto, P.J. Willadsen, and M. Micovic</i>	472
Reliability assessment of 1.55- μm vertical cavity surface emitting lasers for optical communication systems <i>K.H. Rhew, S.C. Jeon, O-K. Kwon, D.H. Lee, B.S. Yoo, and I. Yun</i>	476

HIGH VOLTAGE DEVICES

(Invited) Reliability of high power IGBT modules for traction applications <i>M. Ciappa and A. Castellazzi</i>	480
(ESREF best paper invited) "Effect of a buffer layer in the epi-substrate region to boost the avalanche capability of a 100V Schottky diode," <i>A. Irace, G. Breglio, P. Spirito, A. Bricconi, D. Raffo, and L. Merlin, Microelectronics Reliability</i> 46 (2006) 1784-1789	
Investigation and improvement of fast temperature-cycle reliability for DMOS-related conductor path design <i>T. Smorodin, J. Wilde, P. Alpern, and M. Stecher</i>	486
A comprehensive model for hot carrier degradation in LDMOS transistors <i>P. Moens, J. Mertens, F. Bauwens, P. Joris, W. De Ceuninck, and M. Tack</i>	492
Photo misalignment impact on the hot carrier device reliability of lateral DMOS devices <i>D. Brisbin, P. Lindorfer, and P. Chaparala</i>	498

LATE PAPERS

(Late) Location structure and density of states of NBTI-induced defects in plasma-nitrided pMOSFETs <i>J.P. Campbell, P.M. Lenahan, A.T. Krishnan, and S. Krishnan</i>	503
(Late) Reliability challenges in copper metallizations arising with the PVD resputter liner engineering for 65nm and beyond <i>A.H. Fischer, O. Aubel, J. Gill, T.C. Lee, B. Li, C. Christiansen, F. Chen, M. Angyal, T. Bolom, and E. Kaltalioglu</i>	511

FAILURE ANALYSIS

High-resolution characterization of ultra-shallow junctions by scanning spreading resistance microscopy <i>L. Zhang, K. Adachi, H. Tanimoto, and A. Nishiyama</i>	516
Picosecond timing analysis in integrated circuits with pulsed laser stimulation <i>A. Douin, V. Pouget, D. Lewis, P. Fouillat, and P. Perdu</i>	520
Investigation of laser voltage probing signals in CMOS transistors <i>U. Kindereit, G. Woods, J. Tian, U. Kerst, and C. Boit</i>	526
(late) Phase variation mapping, a dynamic laser stimulation technique with picosecond timing resolution <i>K. Sanchez, P. Perdu, and F. Beaudoin</i>	534

MEMORY II

(Invited) Data retention characterization of phase-change memory arrays <i>R. Gleixner and A. Pirovano, J. Sarkar, F. Ottogalli, E. Tortorelli, M. Tosi, and R. Bez</i>	542
A physics-based crystallization model for retention in phase-change memories <i>U. Russo, D. Ielmini, and A.L. Lacaita</i>	547
A highly reliable FRAM (Ferroelectric Random Access Memory) <i>J.-H. Kim, D.J. Jung, Y.M. Kang, H.H. Kim, W.W. Jung, J.Y. Kang, E.S. Lee, H. Kim, J.Y. Jung, S.K. Kang, Y.K. Hong, S.Y. Kim, H.K. Koh, D.Y. Choi, J.H. Park, S.Y. Lee, H.S. Jeong, and K. Kim</i>	554

Novel cycling-induced program disturb of split gate flash memory <i>Y.-H. Wang, Y.-S. Tsair, A.-C. Kang, W.-T. Chu, E. Chen, J.R. Shih, H.W. Chin, and K. Wu</i>	558
ASSEMBLY AND PACKAGING POSTERS	
An efficient certification approach for new Sn-Ag-Cu solder alloy <i>J. Masicat, C. Kumar, and M. Nuda</i>	564
COMPOUND SEMICONDUCTORS POSTERS	
The mixed-mode damage spectrum of SiGe HBTs <i>P. Cheng, C. Zhu, J.D. Cressler, and A. Joseph</i>	566
Temperature and voltage dependent RF degradation study in AlGaN/GaN HEMTs <i>R. Coffie, Y. Chen, I. Smorchkova, B. Heying, V. Gambin, W. Sutton, Y.-C. Chou, W.-B. Luo, M. Wojtowicz, and A. Oki</i>	568
DIELECTRICS POSTERS	
Correlating wafer-level TDDB lifetime projections to HTOL gate oxide failures <i>A. Ditali, H.A. Le, D.L. Butler, M. Ingram, and M. Ma</i>	570
The role of power dissipation on the progressive breakdown dynamics of ultra-thin gate oxides <i>E. Miranda</i>	572
A new ‘Multi-step’ power-law TDDB lifetime model and boron penetration effect on TDDB of ultra thin oxide <i>P.J. Liao, C.L. Chen, C.J.Wang, and K. Wu</i>	574
A critical gate voltage triggering irreversible gate dielectric degradation <i>V.L. Lo, K.L. Pey, C.H. Tung, and D.S. Ang</i>	576
New insights on percolation theory and the origin of oxide breakdown thickness and process deposition dependence <i>G. Ribes, M. Rafik, D. Barge, S. Kalpat, M. Denais, V. Huard, and D. Roy</i>	578
Methodology for word line-contact dielectric characterization in flash NOR memories <i>G. Ghidini, R. Bottini, M. Brambilla, D. Brazzelli, N. Galbiati, A. Ghetti, A. Mauri, C. Scozzari and A. Sebastiani</i>	580
MICROELECTRONICS IN EXTREME ENVIRONMENTS POSTERS	
Reverse-body biasing for radiation-hard by design logic gates <i>L.T. Clark, K.C. Mohr, and K.E. Holbert</i>	582
Power performance characteristics of SiGe power HBTs at extreme temperatures <i>G. Wang, G. Qin, Z. Ma, P. Ma, M. Racanelli, and G.E. Ponchak</i>	584
ESD AND LATCHUP POSTERS	
ESD testing of aluminum and copper vertical parallel plate (VPP) capacitor structures <i>S.H. Voldman, E.G. Gebreselasie, and Z.-X. He</i>	586
A simple and useful layout scheme to achieve uniform current distribution for multi-finger silicided grounded-gate NMOS <i>J.-H. Lee, Y.-H. Wu, C.-H. Tang, T.-C. Peng, S.-H. Chen, and A.S. Oates</i>	588
Board level ESD of driver ICs on LCD panels <i>C.T. Hsu, J.C. Tseng, Y.L. Chen, F.Y. Tsai, S.H. Yu, P.A. Chen, and M.D. Ker</i>	590
Leakage suppression of low voltage transient voltage suppressor <i>S.-H. Dai, H.-N. Wang, M.-T. Chiang, C.-J. Lin, and Y.-C. King</i>	592
Design of high-voltage-tolerant power-rail ESD clamp circuit in low-voltage CMOS processes <i>M.-D. Ker, C.-T. Wang, T.-H. Tang, and K.-C. Su</i>	594
Novel robust high voltage ESD clamps for LDMOS protection <i>A.J. Walker, S.T. Ward, and H. Puchner</i>	596
Failure of on-chip power-rail ESD clamp circuits during system-level ESD test <i>C.-C. Yen and M.-D. Ker</i>	598
An investigation of external latchup <i>F. Farbiz and E. Rosenbaum</i>	600
Mixed device-circuit solution for ESD protection of high-voltage fast pins <i>V.A. Vashchenko, N. Olson, D. Farrenkopf, V. Kuznetsov, P. Hopper, and E. Rosenbaum</i>	602

25V ESD NPN transistor optimized by distributed emitter ballasting using emitter contact area segmentation <i>M. Denison, S. Murtaza, R. Steinhoff, S. Merchant, S. Pendharkar, S. Bychikhin, and D. Pogany</i>	604
A novel method for guard ring efficiency assessment and its applications for ESD protection design and optimization <i>D. Trémouilles, M.I. Natarajan, M. Scholz, N. Azilah, M. Baflaur, M. Sawada, T. Hasebe, and G. Groeseneken</i>	606
An insight into the high current ESD behavior of drain extended NMOS (DENMOS) devices in nanometer scale CMOS technologies <i>A. Chatterjee, S. Pendharkar, Y.-Y. Lin, C. Duvvury, and K. Banerjee</i>	608

FAILURE ANALYSIS POSTERS

Limitation of WSix/WN diffusion barrier for tungsten dual polymetal gate memory devices <i>K.-Y. Lim, M.G. Sung, Y.S. Kim, H.-J. Cho, S.-R. Lee, S.-A. Jang, S.-G. Choi, Y.-J. Lee, T.-K. Oh, Y.-S. Chun, Y.-H. Kim, K.-S. Choi, K.O. Kim, Y.-K. Jung, S.-Y. Koo, W.-K. Ma, J.-H. Han, G.-H. Kim, S.-J. Kim, S.-R. Won, S.-A. Shin, J.-K. Lee, T.-O. Youn, W. Kim, Y.-T. Hwang, H.-S. Yang, S.-H. Pyi, and J.-W. Kim</i>	610
Failure analysis of an anomalous subthreshold current in nano -scale NAND flash memory <i>D.-H. Lee, S.-W. Shin, C.-K. Ryu, J.-H. Choi, C.-M. Lim, N.-Y. Kwak, H.-S. Shon, J. Koo, K. Hong, B.-S. Lee, S.-K. Park, and S.-W. Park</i>	612
A new method for failure analysis with probing system based on a scanning electron microscope <i>T. Nokuo, Y. Eto, and Z. Marek</i>	614
Failure analysis and optimization of metal fuses for post package trimming <i>Y.-H. Cheng and C.E. Kendrick</i>	616
Maximum permissible EB acceleration voltage for SEM-based inspection before electrical characterization of advanced MOS <i>T. Mizuno, M. Takahashi, Y. Azuma, H. Yanagita, K. Asayama, and K. Nakamae</i>	618
Determination of intrinsic spectra from frontside & backside photon emission spectroscopy <i>S.L. Tan, K.H. Toh, D.S.H. Chan, J.C.H. Phang, C.M. Chua, and L.S. Koh</i>	620

HIGH-K POSTERS

Investigation of hot carrier effects in n-MOSFETs thick oxide with HfSiON and SiON gate dielectrics <i>K.J. Nam, S.H. Lee, D.C. Kim, S.J. Hyun, J.H. Kim, I.S. Jeon, S.B. Kang, S.Y. Choi, U.I. Chung, and J.T. Moon</i>	622
BTI and electron trapping in Hf-based dielectrics with dual metal gates <i>Y.T. Hou, J.C. Liao, P.F. Hsu, C.L. Hung, K.C. Lin, K.T. Huang, T.L. Lee, Y.K. Fang, and M.S. Liang</i>	624

HIGH VOLTAGE DEVICES POSTERS

Hot carrier degradation of p-LDMOS transistors for RF applications <i>J. Kraft, B. Löffler, M. Knaipp, and E. Wachmann</i>	626
---	-----

INTERCONNECTS POSTERS

Leakage current characteristic of pre-damaged interlayer dielectric during voltage ramp method <i>S.-S. Hwang, S.-Y. Jung, and Y.-C. Joo</i>	628
New understanding of Metal-Insulator-Metal (MIM) capacitor degradation behavior <i>C.-C. Hung, A.S. Oates, H.C. Lin, P. Chang, J.L. Wang, C.C. Huang, and Y.W. Yau</i>	630
Test structure design for precise understanding of Cu/low-k dielectric reliability <i>T.L. Tan, C.L. Gan, A. Du, C.K. Cheng, C.M. Ng, and L. Chan</i>	632
Theoretical analysis of vacancy transportation combined with electromigration and stress induced voiding <i>T. Nemoto, A.T. Yokobori, Jr., and T. Murakawa</i>	634
Characterization of electromigration parameters on single device <i>L. Doyen, X. Federspiel, D. Ney, E. Petitprez, V. Girault, L. Arnaud, and Y. Wouters</i>	636
New degradation phenomena of stress-induced voiding inside via in copper interconnects <i>H. Matsuyama, M. Shiozu, T. Kouno, T. Suzuki, H. Ehara, S. Otsuka, T. Hosoda, T. Nakamura, Y. Mizushima, M. Miyajima, and K. Shono</i>	638
Characterization of degradation of 65nm node via chains and single vias <i>X. Federspiel, S. Courtas, and M. Gregoire</i>	640
On the interaction between inter-metal dielectric reliability and electromigration stress <i>Y. Li, C. Bruynseraede, G. Groeseneken, K. Maex, and Z. Tokei</i>	642

Hybrid grain-continuum model for thermo-mechanical stresses in polycrystalline Cu 3D IC vias <i>M.O. Bloomfield, D.N. Bentz, V. Sukharev, and T.S. Cale</i>	644
Influence of surface cleaning on stressvoiding and electromigration of Cu damascene interconnection <i>J.-P. Wang, Y.-K. Su, and J.F. Chen</i>	646
Investigation of via bottom barrier integrity impact on electromigration <i>O. Aubel, S. Thierbach, F. Koschinsky, F. Feustel, C.S. Hau-Riege, and C. Zistl</i>	648

MEMORY POSTERS

Effect of interface buffer layer on the reliability of ultra-thin MgO magnetic tunnel junctions for spin transfer switching MRAM <i>K. Hosotani, Y. Asao, M. Nagamine, T. Ueda, H. Aikawa, N. Shimomura, S. Ikegawa, T. Kajiyama, S. Takahashi, A. Nitayama, and H. Yoda</i>	650
Improving the endurance characteristics through boron implant at active edge in 1 G NAND flash <i>D. Kang, S. Chang, S. Seo, Y. Song, H. Yoon, E. Lee, D. Chang, W. Lee, B.-G. Park, J. D. Lee, I. H. Park, S. Kang, and H. Shin</i>	652
Hole distributions in NROM devices: profiling technique and correlation to memory retention <i>A. Padovani, L. Larcher, and P. Pavan</i>	654
Measurement technique of carrier mobility in silicon nitride and its application to data retention in monos memories <i>K. Katayama</i>	656
Role of oxide/nitride interface traps on the nanocrystal memory characteristics <i>A. Gasperin, A. Cester, N. Wrachien, A. Paccagnella, C. Gerardi, and V. Ancarani</i>	658
Reliability studies on non planar DRAM cell transistor <i>M.J. Lee, S. Jin, C.-K. Baek, S.-M. Hong, S.-Y. Park, H.-H. Park, S.-D. Lee, S.-W. Chung, J.-G. Jeong, S.-J. Hong, S.-W. Park, I.-Y. Chung, Y.J. Park, and H.S. Min</i>	660
Reliability of a 90nm embedded multi-time programmable logic NVM using work-function engineered tunneling device <i>B. Wang, Y. Ma, A. Horch, and R. Paulsen</i>	662

PRODUCT AND CIRCUIT RELIABILITY POSTERS

Impact of gate tunneling leakage on performances of phase locked loop circuit in nanoscale CMOS technology <i>J.-S. Chen and M.-D. Ker</i>	664
Product burn-in stress impacts on SRAM array performance <i>L. Wang, Q. Ye, R. Wong, and M. Liehr</i>	666
On the 6T-SRAM cells degradation characterization in ultra-scaled CMOS technologies <i>E. Nowak, M. Denais, and N. Gierczynski</i>	668

PROCESS INTEGRATION RELIABILITY POSTERS

Improved hot carrier reliability in strained-channel NMOSFETs with TEOS buffer layer <i>C.-S. Lu, H.-C. Lin, Y.-J. Lee, and T.-Y. Huang</i>	670
Effect of in situ plasma treatment on high-k films after high-k removal with plasma etching from the S/D region <i>B.S. Ju, S.C. Song, T.H. Lee, B. Sassman, C.Y. Kang, B.H. Lee, and R. Jammy</i>	672
High pressure deuterium annealing effect on nano-scale strained CMOS devices <i>S.-M. Cho, J.-H. Lee, M. Chang, M.-S. Jo, H.-S. Hwang, J.-k. Lee, S.-B. Hwang, and J.-H. Lee</i>	674

SER POSTERS

Quantifying the effectiveness of guard bands in reducing the collected charge leading to soft errors <i>B. Narasimham, R.L. Shuler, J.D. Black, B.L. Bhuvu, R.D. Schrimpf, A.F. Witulski, W.T. Holman, and L.W. Massengill</i>	676
A quantitative analysis of neutron-induced multi-cell upset in deep submicron SRAMs and of the impact due to anomalous noise <i>H. Kameyama, Y. Yahagi, and E. Ibe</i>	678

TRANSISTORS POSTERS

The influence of gate poly-silicon oxidation on negative bias temperature instability in 3D FinFET <i>H. Lee, C.-H. Lee, D. Park, and Y.-K. Choi</i>	680
Degradation dependent on channel width in sequential lateral solidified poly-si thin film transistors <i>H.-Y. Liang, S.-I. Hsieh, H.-T. Chen, C.-J. Lin, and Y.-C. King</i>	682

Hot carrier reliability of strained N-MOSFET with lattice mismatched source/drain stressors
K.-W. Ang, C. Wan, K.-J. Chui, C.-H. Tung, N. Balasubramanian, M.-F. Li, G. Samudra, and Y.-C. Yeo 684

Novel positive bias temperature instability (PBTI) of n-channel MOSFETs with plasma-nitrided oxide
V. Huard, C. Guerin, and C. Parthasarthy 686

The impact of nitrogen on the frequency dependence of negative-bias temperature instability
S. Wang, D.S. Ang, and G.A. Du 688

History dependent recovery of NBTI under alternating DC and AC stress
H. Kufluoglu, C. Prasad, and M. Agostinelli 690

The energy-driven hot carrier degradation modes
C. Guerin, V. Huard, and A. Bravaix 692

An investigation of self-heating degradation of metal induced laterally crystallized n-type polysilicon thin film transistors
H. Wang, M. Wang, Z. Yang, and M. Wong 694

Unified perspective of NBTI and hot-carrier degradation in CMOS using on-the-fly bias patterns
C.R. Parthasarathy, M. Denais, V. Huard, C. Guerin, G. Ribes, E. Vincent, and A.Bravaix 696

Biographies 698

Page number cross-reference to session/poster paper # 737

2007 Committees 738

2005 Paper awards 743

2007 Tutorial program abstracts 746

2007 Reliability year in review seminar abstracts 749