2001 International Reliability Physics Symposium

Symposium Officers

General Chair ........................................ A. S. Oates, Lucent Technologies
Vice General Chair .................................. W. R. Tonti, IBM Microelectronics
Secretary .............................................. D. L. Barton, Sandia National Laboratories
Finance ................................................... B. M. Pietrucha, Lucent/Bell Labs

Symposium Committee Chairs

Technical Program ............................... E. S. Snyder, Sandia Technologies
Publicity ................................................ E. I. Cole, Jr., Sandia National Laboratories
Registration ........................................ R. C. Lacoe, The Aerospace Corporation
Arrangements ...................................... P. F. Bechtold, Agere Systems
Audio-Visual ......................................... C. D. Graas, Infineon Technologies
Publications .......................................... J. S. Suehle, NIST
Equipment Demos ................................. T. M. Moore, Texas Instruments
Tutorial ................................................ T. A. Rost, Texas Instruments
Workshops ............................................ S. D. Khandekar, Intel
Consultant ............................................ R. C. Walker, SAR Associates
Consultant ............................................. D. F. Barber, Scien-Tech Associates

Board of Directors
J. E. Klema
Motorola

D. L. Franklin
The Boeing Company

L. A. Kasprzak
Direct Radiography Corp.

A. S. Oates
Lucent Technologies

H. A. Schafft
NIST

A. G. Street
Integrated Reliability

W. R. Tonti
IBM Microelectronics

O. D. Trapp
Technology Associates

Published by
The Electron Device Society and the Reliability Society
of the Institute of Electrical and Electronics Engineers, Inc.
# Table of Contents

## Product Reliability I

Session Co-Chairs: Bob Knoell and Dimitar Dimitrov

Reliability Degradation of High Density DRAM Cell Transistor Junction Leakage Current Induced by Band-to-defect Tunneling Under the Off-state Bias-temperature Stress  
Y.P. Kim, Y.W. Park, J.T. Moon, and S.U. Kim ......................................................... 1

A New Method for Predicting Distribution of DRAM Retention Time  
Y. Mori, R. Yamada, S. Kamohara, M. Moniwa, K. Ohyu, and T. Yamanaka ............. 7

Is Product Screen Enough to Guarantee Low Failure Rate for the Customer?  
M.W. Raprecht, G. La Rosa, and R.G. Filippi ......................................................... 12

Analysis of Erratic Bits in FLASH Memories  
A. Chimenton, P. Pellati, and P. Olivo ..................................................................... 17

Individual Cell Measuring Method for FeRAM Retention Testing  
N. Tanabe, H. Koike, T. Miwa, J. Yamada, A. Seike,  
N. Kasai, H. Toyoshima, and H. Hada .................................................................. 15

Yield Enhancement and Yield Management of Silicon Foundries using Iddq “Stress Current Signature”  
M. Rubin, D. Leary, and S. Natan ......................................................................... 28

Applying Dynamic Voltage Stressing to Reduce Early Failure Rate  
C.-Y. Tsao, R.Y. Shiue, C.C. Ting, Y.S. Huang, Y.C. Lin, and J.T. Yue ......................... 37

## Process & Reliability Interactions

Session Co-Chairs: Fred Kuper and Walter Riordan

A Study of Formation and Failure Mechanism of CMP Scratch Induced Defects on ILD in a W-damascene interconnect SRAM Cell  
S.-M. Jung, J.S. Uom, W.S. Cho, Y.J. Bae, Y.-K. Chung, K.S. Yu,  
K.Y. Kim, and K.T. Kim .................................................................................. 42

The Effects of STI Process Parameters on the Integrity of Dual Gate Oxides  
H.-J. Kim, K.-T. Kim, and H.-G. Byun .................................................................. 48

Improvement in Retention Reliability of SONOS Nonvolatile Memory Devices  
by Two-step High Temperature Deuterium Anneals  
J. Bu and M.H. White ...................................................................................... 52

Data Retention Failure in NOR Flash Memory Cells  

A New Conduction Mechanism for the Anomalous Cells in Thin Oxides Flash EEPROMs  
A. Modelli, F. Gilardoni, D. Ielmini, and A.S. Spinelli ......................................... 61

N-Channel Versus P-Channel Flash EEPROM-Which One has Better Reliabilities  

New Technique for Fast Characterization of SILC Distribution in Flash Arrays  
D. Ielmini, A.S. Spinelli, A.L. Lacaita, L. Confalonieri, and A. Visconti ................. 73

## MEMS Reliability Characterization

Session Co-Chairs: Danelle Tanner and Susanne Arney

Reliability of a MEMS Torsional Ratcheting Actuator  
D.M. Tanner, J.A Walraven, S.M. Barnes, N.F. Smith, F. Bitsie, and S.E. Swanson ................................................................. 81

Full Three-Dimensional Motion Characterization of a Gimballed Electrostatic Microactuator  
C. Rembe, L. Muller, R.S. Muller, and R.T. Howe ............................................... 91

Non-Destructive Resonant Frequency Measurement on MEMS Actuators  
N.F. Smith, D.M. Tanner, S.E. Swanson and S.L. Miller ...................................... 99

Size Effect on the Mechanical Properties and Reliability Analysis  
of Microfabricated Polysilicon Thin Films  
J.N. Ding, Y.G. Meng, and S.Z. Wen .................................................................. 106
PACKAGING AND ASSEMBLY
Session Co-Chairs: Tom Moore and S. Sidharth
(invited, ESREF best paper) A Simple Model for the Mode I Popcorn Effect for IC Packages
published in Microelectronics Reliability, Special Issue:
Proc. 11th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF 2000), pp 1503

Improving Corrosion-Resistance of Silicon-Glass Micropackages Using Boron Doping and/or Self-Induced Galvanic Bias
B.H. Stark, M.R. Dokmei, T.J. Harpster, and K. Najafi

A Fatigue Theory for Solders
S. Wen and L.M. Keer

The Concept of Relative Damage Stress and its Application to Electronic Packaging Solder Joint Reliability
X. Ma, Y. Qian, and X. Zhang

OXIDE I
Session Co-Chairs: Robin Degraeve and Paul Nicollian

(Invited) Physical and Predictive Models of Ultra Thin Oxide Reliability in CMOS Devices and Circuits
J.H. Stathis

(Invited) Direct Experimental Evidence Linking Silicon Dangling Bond Defects to Oxide Leakage Currents

Nanoscale Observations of the Electrical Conduction of Ultra Thin SiO2 Films with Conducting Atomic Force Microscopy
M. Porti, M. Nafria, X. Aymerich, A. Olbrich and B. Ebersberger

Softening of Breakdown in Ultra-thin Gate Oxide nMOSFETs at Low Inversion Layer Density
S. Lombardo, F. Crupi, and J.H. Stathis

Calculating the Error in Long Term Oxide Reliability Estimates
B.P. Linder, J.H. Stathis, and D.J. Frank

WLR FOR INTERCONNECTS
Session Co-Chairs: J. Joseph Clement and Armin Fischer

Comparison of Isothermal, Constant Current and SWEAT Wafer Level EM Testing Methods
T.C. Lee, D. Tibel, T.D. Sullivan, and S. Forhan

Real Case Study For Isothermal EM Test As A Process Control Methodology

Experimental Comparison of Wafer Level Reliability (WLR) and Packaged Electromigration Tests

Comparison of Via/Line Package Level vs. Wafer Level Results
D. Tibel and T.D. Sullivan

OPTOELECTRONICS AND COMPOUND SEMICONDUCTOR
Session Co-Chairs: Sammy Kayali and J.J. Liou

Accelerated Stressing and Degradation Mechanisms for Si-based Photo-emitters
A. Chatterjee, A. Verma, B.L. Bhuva, E. D. Jansen, and W.-C. Lin

Low-Temperature, High-Current Lifetests on InP-Based HBT’s
B.M. Paine, S. Thomas III, and M.J. Delaney

Degradation Characteristics of AlGaN/GaN High Electron Mobility Transistors
H. Kim, V. Tilak, B.M. Green, H. Cha, J.A. Smart, J.R. Shealy, and L.F. Eastman
<table>
<thead>
<tr>
<th>Title</th>
<th>Authors</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>Characterization And Investigation Of The Interaction Between Hot Electron and Electrostatic Discharge Stresses Using NMOS Devices in 0.13 μm CMOS Technology</td>
<td>A. Salman, R. Gauthier, W. Stadler, K. Esmark, M. Muhammad, C. Putnam, and D. Ioannou</td>
<td>219</td>
</tr>
<tr>
<td>Advanced 2D Latch-up Device Simulation-a Powerful Tool During Development in the Pre-silicon Phase</td>
<td>S. Bargstädt-Franke and K. Oettinger</td>
<td>235</td>
</tr>
<tr>
<td>Design and Analysis of New Protection Structures for Smart Power Technology with Controlled Trigger and Holding Voltage</td>
<td>V. De Heyn, G. Groesendek, B. Keppens, M. Natarajan, L. Vaqaress, and G. Gallopyn</td>
<td>253</td>
</tr>
<tr>
<td>Historical Trend in Alpha-Particle induced Soft Error Rates of the Alpha Microprocessor</td>
<td>N. Seifert, D. Moyer, N. Leland, and R. Hokinson</td>
<td>259</td>
</tr>
<tr>
<td>A Reliability Methodology for Low Temperature Data Retention in Floating Gate Non-Volatile Memories</td>
<td>P.J. Kuhn, A. Hoefer, T.S. Harp, B.E. Hornung, R.E. Paulsen, D. Burnett, and J.M. Higman</td>
<td>266</td>
</tr>
<tr>
<td>An Application-Specific Usage Model for Flash Memory Read Disturb Reliability</td>
<td>T.S. Harp, P.J. Kuhn, J.M. Higman, R.E. Paulsen, and B.E. Hornung</td>
<td>280</td>
</tr>
<tr>
<td>Case History: Novel FA Techniques Used to Recover EEPROM Data from the Swissair 111 Crash</td>
<td>R. Haythornthwaite, A. Earle, A. Rahal, and D. James</td>
<td>283</td>
</tr>
<tr>
<td>Novel Nondestructive and Non-electrical-contact Failure Analysis Technique - Laser-SQUID Microscopy</td>
<td>K. Nikawa and S. Inoue</td>
<td>289</td>
</tr>
<tr>
<td>Study of Metal Impurities Behavior due to Difference in Isolation Structure on ULSI Devices</td>
<td>K. Matsukawa, Y. Kimura, H. Yamamoto, and Y. Mashiko</td>
<td>299</td>
</tr>
<tr>
<td>High SRAM Standby Current Due to the Printing of Spurious Images</td>
<td>S.-Y. Tang, M. Mims, T. Cynkar, P.J. Marcoux, and D.H. Eaton</td>
<td>303</td>
</tr>
</tbody>
</table>
PROCESS INDUCED DAMAGE
Session Co-Chairs: Terence Hook and Kin P. Cheung

The Impact of Trench Geometry and Processing on the Performance and Reliability of Low Voltage Power UMOSFETs

The Effects of Plasma Induced Damage on Transistor Degradation and the Relationship to Field Programmable Gate Array Performance

Improvement of MOSFET Subthreshold Leakage Current by its Irradiation with Hydrogen Radicals Generated in Microwave-Excited High-Density Inert Gas Plasma

INTERCONNECT RELIABILITY
Session Co-Chairs: Timothy Sullivan and James Walls

Reservoir Modeling for Electromigration Improvement of Metal Systems with Refractory Barriers
M.J. Dion

The Quantitative Assessment of Stress-induced Voiding in Process Qualification
A.H. Fischer and A.E. Zitzelsberger

Statistics of Electromigration Early Failures in Cu/oxide Dual-damascene Interconnects

Trade-off Between Reliability and Post-CMP Defects with Recrystallization Anneal in Copper Damascene Interconnects

Impact of Low-K Dielectrics and Barrier Metals on TDDB Lifetime of Cu Interconnects

OXIDE II
Session Co-Chairs: Paul Nicollian and Robin Degraeve

Relation Between Breakdown Mode and Breakdown Location in Short Channel NMOSFETs and its Impact on Reliability Specifications
R. Degraeve, B. Kaczer, A. De Keersgieter, and G. Groeseneken

Analytic Modeling of Leakage Current Through Multiple Breakdown Paths in SiO₂ Films
E. Miranda, and J. Suhe

Experimental Study of Gate Voltage Scaling for TDDDB under Direct Tunneling Regime
M. Takayanagi, S. Takagi, and Y. Toyoshima

Accurate and Robust Noise-based Trigger Algorithm for Soft Breakdown Detection in Ultra Thin Oxides
P. Roussel, R. Degraeve, G. Van den bosch, B. Kaczer, and G. Groeseneken

Soft Breakdown Triggers for Large Area Capacitors Under Constant Voltage Stress
J. Schmitz, H.J. Kretschmann, H.P. Tuinhout, and P.H. Woerlee

HOT CARRIERS
Session Co-Chairs: Giuseppe La Rosa and Roland Thewes

Role of E-E Scattering in the Enhancement of Channel Hot Carrier Degradation of Deep Sub-Micron NMOSFETs at high V₉₉ Conditions
S.E. Rauch III, G. La Rosa, and F.J. Guarin

Analysis of New Hot Carrier Degradation Phenomena: “W” or “S” Shape Evolution of LDD NMOSFET

On the Dominant Interface Trap Generation Process During Hot-Carrier Stressing
D.S. Ang and C.H. Ling

A New Physical and Quantitative Width Dependent Hot Carrier Model for Shallow-Trench-Isolated CMOS Devices
S.S. Chung, S.-J. Chen, W.-J. Yang, and J.-J. Yang
Hot-Carrier Reliability of P-MOSFET with Ultra-Thin Silicon Nitride Gate Dielectric

I. Polishchuk, Y.-C. Yeo, Q. Lu, T.-J. King, and C. Hu ......................................................... 425

Biographies ......................................................................................................................... 431

Index to Session Paper # ................................................................................................. 452

2001 Committees ............................................................................................................... 453

1999 Paper Awards ........................................................................................................... 457

2001 Tutorial Program ....................................................................................................... 459

2001 Equipment Demonstrations ....................................................................................... 462