



**IEEE**



**2001**

**IEEE**

**International**

**Reliability**

**Physics**

**Symposium**

**Proceedings**

**39th Annual**

**Orlando, Florida • April 30–May 3, 2001**

**Sponsored by  
the IEEE Electron Devices Society and  
the IEEE Reliability Society**

IEEE Catalog No. 00CH37167

# 2001 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

## SYMPOSIUM OFFICERS

GENERAL CHAIR ..... A. S. Oates, *Lucent Technologies*  
VICE GENERAL CHAIR ..... W. R. Tonti, *IBM Microelectronics*  
SECRETARY ..... D.L. Barton, *Sandia National Laboratories*  
FINANCE ..... B. M. Pietrucha, *Lucent/Bell Labs*

## SYMPOSIUM COMMITTEE CHAIRS

TECHNICAL PROGRAM ..... E. S. Snyder, *Sandia Technologies*  
PUBLICITY ..... E. I. Cole, Jr., *Sandia National Laboratories*  
REGISTRATION ..... R.C. Laco, *The Aerospace Corporation*  
ARRANGEMENTS ..... P. F. Bechtold, *Agere Systems*  
AUDIO-VISUAL ..... C. D. Graas, *Infineon Technologies*  
PUBLICATIONS ..... J. S. Suehle, *NIST*  
EQUIPMENT DEMOS ..... T. M. Moore, *Texas Instruments*  
TUTORIAL ..... T. A. Rost, *Texas Instruments*  
WORKSHOPS ..... S. D. Khandekar, *Intel*  
CONSULTANT ..... R. C. Walker, *SAR Associates*  
CONSULTANT ..... D. F. Barber, *Scien-Tech Associates*

## BOARD OF DIRECTORS

J. E. Klema  
Motorola

D. L. Franklin  
*The Boeing Company*

A. G. Street  
*Integrated Reliability*

L. A. Kasprzak  
*Direct Radiography Corp.*

W. R. Tonti  
*IBM Microelectronics*

A. S. Oates  
*Lucent Technologies*

O. D. Trapp  
*Technology Associates*

H. A. Schafft  
*NIST*

PUBLISHED BY  
THE ELECTRON DEVICE SOCIETY AND THE RELIABILITY SOCIETY  
OF THE  
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2001 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. 01CH37167  
ISBN: 0-7803-6587-9 Softbound Edition  
ISBN: 0-7803-6588-7 Microfiche Edition  
ISBN: 0-7803-6589-5 CD-ROM Edition  
Library of Congress Number: 82-640313

Reliability Deg  
Induced by B  
Y.P. Kim, Y.W  
A New Meth  
Y. Mori, R. Y  
Is Product S  
M.W. Rupre  
Analysis of  
A. Chiment  
Individual  
N. Tanabe  
N. Kasai  
Yield En  
M. Rubin  
Applying  
C.-Y. Ts

A Stu  
in a  
S.-M.  
K.Y.  
The  
H. I  
H.  
Im  
by  
J.  
D  
V

# TABLE OF CONTENTS

## PRODUCT RELIABILITY I

Session Co-Chairs: Bob Knoell and Dimitar Dimitrov

Reliability Degradation of High Density DRAM Cell Transistor Junction Leakage Current Induced by Band-to-defect Tunneling Under the Off-state Bias-temperature Stress <i>Y.P. Kim, Y.W. Park, J.T. Moon, and S.U. Kim</i> .....	1	11
A New Method for Predicting Distribution of DRAM Retention Time <i>Y. Mori, R. Yamada, S. Kamohara, M. Moniwa, K. Ohyu, and T. Yamanaka</i> .....	7	
Is Product Screen Enough to Guarantee Low Failure Rate for the Customer? <i>M.W. Ruprecht, G. La Rosa, and R.G. Filippi</i> .....	12	13
Analysis of Erratic Bits in FLASH Memories <i>A. Chimenton, P. Pellati, and P. Olivo</i> .....	17	
Individual Cell Measuring Method for FeRAM Retention Testing <i>N. Tanabe, H. Koike, T. Miwa, J. Yamada, A. Seike, N. Kasai, H. Toyoshima, and H. Hada</i> .....	23	15
Yield Enhancement and Yield Management of Silicon Foundries using Iddq "Stress Current Signature" <i>M. Rubin, D. Leary, and S. Natan</i> .....	28	
Applying Dynamic Voltage Stressing to Reduce Early Failure Rate <i>C.-Y. Tsao, R.Y. Shiue, C.C. Ting, Y.S. Huang, Y.C. Lin, and J.T. Yue</i> .....	37	17

## PROCESS & RELIABILITY INTERACTIONS

Session Co-Chairs: Fred Kuper and Walter Riordan

A Study of Formation and Failure Mechanism of CMP Scratch Induced Defects on ILD in a W-damascene interconnect SRAM Cell <i>S.-M. Jung, J.S. Uom, W.S. Cho, Y.J. Bae, Y.-K. Chung, K.S. Yu, K.Y. Kim, and K.T. Kim</i> .....	42	2A1
The Effects of STI Process Parameters on the Integrity of Dual Gate Oxides <i>H. Lim, S.-J. Lee, J.-M. Youn, T.-H. Ha, J.-H. Lim, B.-H. Choi, K.-J. Kim, H.-J. Kim, K.-T. Kim, and H.-G. Byun</i> .....	48	
Improvement in Retention Reliability of SONOS Nonvolatile Memory Devices by Two-step High Temperature Deuterium Anneals <i>J. Bu and M.H. White</i> .....	52	2A3
Data Retention Failure in NOR Flash Memory Cells <i>W.H. Lee, D.-K. Lee, Y.-M. Park, K.-S. Kim, K.-O. Ahn, and K.-D. Suh</i> .....	57	
A New Conduction Mechanism for the Anomalous Cells in Thin Oxides Flash EEPROMs <i>A. Modelli, F. Gilardoni, D. Ielmini, and A.S. Spinelli</i> .....	61	2A5
N-Channel Versus P-Channel Flash EEPROM-Which One has Better Reliabilities <i>S.S. Chung, S.T. Liaw, C.M. Yih, Z.H. Ho, C.J. Lin, D.S. Kuo, and M.S. Liang</i> .....	67	
New Technique for Fast Characterization of SILC Distribution in Flash Arrays <i>D. Ielmini, A.S. Spinelli, A.L. Lacaïta, L. Confalonieri, and A. Visconti</i> .....	73	2A7

## MEMS RELIABILITY CHARACTERIZATION

Session Co-Chairs: Danelle Tanner and Susanne Arney

Reliability of a MEMS Torsional Ratcheting Actuator <i>D.M. Tanner, J.A. Walraven, S.M. Barnes, N.F. Smith, F. Bitsie, and S.E. Swanson</i> .....	81	2B1
Full Three-Dimensional Motion Characterization of a Gimballed Electrostatic Microactuator <i>C. Rembe, L. Muller, R.S. Muller, and R.T. Howe</i> .....	91	
Non-Destructive Resonant Frequency Measurement on MEMS Actuators <i>N.F. Smith, D.M. Tanner, S.E. Swanson and S.L. Miller</i> .....	99	
Size Effect on the Mechanical Properties and Reliability Analysis of Microfabricated Polysilicon Thin Films <i>J.N. Ding, Y.G. Meng, and S.Z. Wen</i> .....	106	2B4

## PACKAGING AND ASSEMBLY

Session Co-Chairs: Tom Moore and S. Sidharth

(invited, ESREF best paper) A Simple Model for the Mode I Popcorn Effect for IC Packages

*P. Alpern, K.C. Lee, R. Dudek, and R. Tigner*

published in Microelectronics Reliability, Special Issue:

Proc. 11th European Symposium on Reliability of Electron Devices, Failure Physics and Analysis (ESREF 2000), pp 1503

Improving Corrosion-Resistance of Silicon-Glass Micropackages Using Boron Doping  
and/or Self-Induced Galvanic Bias

*B.H. Stark, M.R. Dokmeci, T.J. Harpster, and K. Najafi* ..... 112

A Fatigue Theory for Solders

*S. Wen and L.M. Keer* ..... 120

The Concept of Relative Damage Stress and its Application to Electronic  
Packaging Solder Joint Reliability

*X. Ma, Y. Qian, and X. Zhang* ..... 128

## OXIDE I

Session Co-Chairs: Robin Degraeve and Paul Nicollian

(Invited) Physical and Predictive Models of Ultra Thin Oxide Reliability  
in CMOS Devices and Circuits

*J.H. Stathis* ..... 132

(Invited) Direct Experimental Evidence Linking Silicon Dangling  
Bond Defects to Oxide Leakage Currents

*P.M. Lenahan, J.J. Mele, J.P. Campbell, A. Y. Kang, R.K. Lowry,  
D. Woodbury, S.T. Liu, and R. Weimer* ..... 150

Nanoscale Observations of the Electrical Conduction of Ultra Thin SiO<sub>2</sub>  
Films with Conducting Atomic Force Microscopy

*M. Porti, M. Nafria, X. Aymerich, A. Olbrich and B. Ebersberger* ..... 156

Softening of Breakdown in Ultra-thin Gate Oxide nMOSFETs at Low Inversion Layer Density

*S. Lombardo, F. Crupi, and J.H. Stathis* ..... 163

Calculating the Error in Long Term Oxide Reliability Estimates

*B.P. Linder, J.H. Stathis, and D.J. Frank* ..... 168

## WLR FOR INTERCONNECTS

Session Co-Chairs: J. Joseph Clement and Armin Fischer

Comparison of Isothermal, Constant Current and SWEAT Wafer Level EM Testing Methods

*T.C. Lee, D. Tibel, T.D. Sullivan, and S. Forhan* ..... 172

Real Case Study For Isothermal EM Test As A Process Control Methodology

*S.-Y. Lee, J.B. Lai, S.C. Lee, L.H. Chu, Y. S. Huang,  
R.Y. Shiue, Y.K. Peng and J.T. Yue,* ..... 184

Experimental Comparison of Wafer Level Reliability (WLR) and Packaged Electromigration Tests

*C. Ryu, T.-L. Tsai, A. Rogers, C. Jesse, T. Brozek, D. Zarr,  
M. Adamson, S. Nayak, and J.A. Walls* ..... 189

Comparison of Via/Line Package Level vs. Wafer Level Results

*D. Tibel and T.D. Sullivan* ..... 194

## OPTOELECTRONICS AND COMPOUND SEMICONDUCTOR

Session Co-Chairs: Sammy Kayali and J.J. Liou

Accelerated Stressing and Degradation Mechanisms for Si-based Photo-emitters

*A. Chatterjee, A. Verma, B.L. Bhuvu, E. D. Jansen, and W.-C. Lin* ..... 200

Low-Temperature, High-Current Lifetests on InP-Based HBT's

*B.M. Paine, S. Thomas III, and M.J. Delaney* ..... 206

Degradation Characteristics of AlGaN/GaN High Electron Mobility Transistors

*H. Kim, V. Tilak, B.M. Green, H. Cha, J.A. Smart, J.R. Shealy, and L.F. Eastman* ..... 214

## ESD/LATCHUP

Session Co-Chairs: Robert Gauthier and Jeremy Smith

Characterization And Investigation Of The Interaction Between Hot Electron and Electrostatic Discharge Stresses Using NMOS Devices in 0.13 $\mu\text{m}$ CMOS Technology <i>A. Salman, R. Gauthier, W. Stadler, K. Esmark, M. Muhammad, C. Putnam, and D. Ioannou</i> .....	219	301
Non-uniform Bipolar Conduction in Single-Finger NMOS Transistors and Implications for Deep Submicron ESD Design <i>K.-H. Oh, C. Duvvury, C. Salling, K. Banerjee, and R.W. Dutton</i> .....	226	
Advanced 2D Latch-up Device Simulation-a Powerful Tool During Development in the Pre-silicon Phase <i>S. Bargstädt-Franke and K. Oettinger</i> .....	235	303
An Analysis of Bipolar Breakdown and its Application to the Design of ESD Protection Circuits <i>S. Joshi, R. Ida, P. Givelin, and E. Rosenbaum</i> .....	240	
Parasitic Bipolar Transistor Model using Generated-Hole-Dependent Base Resistance <i>K. Suzuki, H. Anzai, T. Nomura, and S. Satoh</i> .....	246	305
Design and Analysis of New Protection Structures for Smart Power Technology with Controlled Trigger and Holding Voltage <i>V. De Heyn, G. Groeseneken, B. Keppens, M. Natarajan, L. Vacaresse, and G. Gallopyn</i> .....	253	306

## PRODUCT RELIABILITY II

Session Co-Chairs: Rich Blish and Courtney Black

Historical Trend in Alpha-Particle induced Soft Error Rates of the Alpha Microprocessor <i>N. Seifert, D. Moyer, N. Leland, and R. Hokinson</i> .....	259	4A1
A Reliability Methodology for Low Temperature Data Retention in Floating Gate Non-Volatile Memories <i>P.J. Kuhn, A. Hoefler, T.S. Harp, B.E. Homung, R.E. Paulsen, D. Burnett, and J.M. Higman</i> .....	266	
High-Performance Chip Reliability from Short-Time-Tests: Statistical Models for Optical Interconnect and HCI/TDDDB/NBTI Deep-Submicron Transistor Failures <i>A. Haggag, W. McMahon, K. Hess, K. Cheng, J. Lee, and J. Lyding</i> .....	271	
An Application-Specific Usage Model for Flash Memory Read Disturb Reliability <i>T.S. Harp, P.J. Kuhn, J.M. Higman, R.E. Paulsen, and B.E. Hornung</i> .....	280	4A4

## FAILURE ANALYSIS

Session Co-Chairs: Jacob Phang and Travis Eiles

Case History: Novel FA Techniques Used to Recover EEPROM Data from the Swissair 111 Crash <i>R. Haythornthwaite, A. Earle, A. Rahal, and D. James</i> .....	283	4B1
Novel Nondestructive and Non-electrical-contact Failure Analysis Technique - Laser-SQUID Microscopy <i>K. Nikawa and S. Inoue</i> .....	289	
Analysis of Via-Void Generation Mechanism for Giga-bit-scale DRAM <i>D.H. Kim, J.-S. Park, B.C. Kim, S.-C. Lee, M.-K. Bae, J.W. Nam, I.S. Park, H.Y. Kim, T.-K. Kim, D.W. Choi, J.Y. Lee, J.-S. Kim, Y.-J. Park, J.-I. Hong, and J.-W. Park</i> .....	294	4B3
Study of Metal Impurities Behavior due to Difference in Isolation Structure on ULSI Devices <i>K. Matsukawa, Y. Kimura, H. Yamamoto, and Y. Mashiko</i> .....	299	
High SRAM Standby Current Due to the Printing of Spurious Images <i>S.-Y. Tang, M. Mims, T. Cynkar, P.J. Marcoux, and D.H. Eaton</i> .....	303	4B5

## PROCESS INDUCED DAMAGE

Session Co-Chairs: Terence Hook and Kin P. Cheung

The Impact of Trench Geometry and Processing on the Performance and Reliability of Low Voltage Power UMOSFETs <i>S.A. Suliman, N. Gallogunta, L. Trabzon, J. Hao, G. Dolny, R. Ridley T. Grebs, J. Benjamin, C. Kocon, J. Zeng, C.M. Knoedler, M. Horn, O.O. Awadelkarim, S.J. Fonash, and J. Ruzyllo</i> .....	308	401
The Effects of Plasma Induced Damage on Transistor Degradation and the Relationship to Field Programmable Gate Array Performance <i>F.E. Pagaduan, J.K. Lee, V. Vedagarbha, K. Lui, M.J. Hart, D. Gitlin, T. Takaso, S. Kamiyama, and K. Nakayama</i> .....	315	
Improvement of MOSFET Subthreshold Leakage Current by its Irradiation with Hydrogen Radicals Generated in Microwave-Excited High-Density Inert Gas Plasma <i>Y. Saito, H. Takahashi, K. Ohtsubo, M. Hirayama, S. Sugawa, H. Aharoni, and T. Ohmi</i> .....	319	403

## INTERCONNECT RELIABILITY

Session Co-Chairs: Timothy Sullivan and James Walls

Reservoir Modeling for Electromigration Improvement of Metal Systems with Refractory Barriers <i>M.J. Dion</i> .....	327	401
The Quantitative Assessment of Stress-induced Voiding in Process Qualification <i>A.H. Fischer and A.E. Zitzelsberger</i> .....	334	
Statistics of Electromigration Early Failures in Cu/oxide Dual-damascene Interconnects <i>E.T. Ogawa, K.-D. Lee, H. Matsushashi, K.-S. Ko, P.R. Justison, A.N. Ramamurthi, A.J. Bierwag, P.S. Ho, V.A. Blaschke, and R.H. Havemann</i> .....	341	403
Trade-off Between Reliability and Post-CMP Defects with Recrystallization Anneal in Copper Damascene Interconnects <i>G.B. Alers, D. Dornisch, J. Siri, K. Kattige, L. Tam, E. Broadbent, and G.W. Ray</i> .....	350	
Impact of Low-K Dielectrics and Barrier Metals on TDDDB Lifetime of Cu Interconnects <i>J. Noguchi, T. Saitoh, N. Ohashi, H. Ashihara, H. Maruyama, M. Kubo, H. Yamaguchi, D. Ryuzaki, K.I. Takeda, and K. Hinode</i> .....	355	405

## OXIDE II

Session Co-Chairs: Paul Nicollian and Robin Degraeve

Relation Between Breakdown Mode and Breakdown Location in Short Channel NMOSFETs and its Impact on Reliability Specifications <i>R. Degraeve, B. Kaczer, A. De Keersgieter, and G. Groeseneken</i> .....	360	51
Analytic Modeling of Leakage Current Through Multiple Breakdown Paths in SiO <sub>2</sub> Films <i>E. Miranda, and J. Suñé</i> .....	367	
Experimental Study of Gate Voltage Scaling for TDDDB under Direct Tunneling Regime <i>M. Takayanagi, S. Takagi, and Y. Toyoshima</i> .....	380	53
Accurate and Robust Noise-based Trigger Algorithm for Soft Breakdown Detection in Ultra Thin Oxides <i>P. Roussel, R. Degraeve, G. Van den Bosch, B. Kaczer, and G. Groeseneken</i> .....	386	
Soft Breakdown Triggers for Large Area Capacitors Under Constant Voltage Stress <i>J. Schmitz, H.J. Kretschmann, H.P. Tuinhout, and P.H. Woerlee</i> .....	393	55

## HOT CARRIERS

Session Co-Chairs: Giuseppe La Rosa and Roland Thewes

Role of E-E Scattering in the Enhancement of Channel Hot Carrier Degradation of Deep Sub-Micron NMOSFETs at high V <sub>GS</sub> Conditions <i>S.E. Rauch III, G. La Rosa, and F.J. Guarin</i> .....	399	61
Analysis of New Hot Carrier Degradation Phenomena: "W" or "S" Shape Evolution of LDD NMOSFET <i>J.-R. Shih, L.H. Chu, J.H. Lee, R.Y. Shiue, Y.K. Peng, and J.T. Yue</i> .....	406	
On the Dominant Interface Trap Generation Process During Hot-Carrier Stressing <i>D.S. Ang and C.H. Ling</i> .....	412	63
A New Physical and Quantitative Width Dependent Hot Carrier Model for Shallow-Trench-Isolated CMOS Devices <i>S.S. Chung, S.-J. Chen, W.-J. Yang, and J.-J. Yang</i> .....	419	64

Hot-Carrier Reliability of P-MOSFET with Ultra-Thin Silicon Nitride Gate Dielectric <i>I. Polishchuk, Y.-C. Yeo, Q. Lu, T.-J. King, and C. Hu</i> .....	425
Biographies .....	431
Index to Session Paper # .....	452
2001 Committees .....	453
1999 Paper Awards .....	457
2001 Tutorial Program .....	459
2001 Equipment Demonstrations .....	462

65