



**IEEE**

**1999**

**IEEE**

**International**

**Reliability**

**Physics**

**Symposium**

**Proceedings**

**37th Annual**

**San Diego, California • March 23– 25, 1999**

**Sponsored by  
the IEEE Electron Devices Society and  
the IEEE Reliability Society**

IEEE Catalog No. 99CH36296

# 1999 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

## SYMPOSIUM OFFICERS

GENERAL CHAIR ..... A. G. Street, *Integrated Reliability*  
VICE GENERAL CHAIR ..... J. E. Klema, *Motorola*  
SECRETARY ..... T. A. Rost, *Texas Instruments, Inc.*  
FINANCE ..... P. F. Bechtold, *Lucent Technologies*

## SYMPOSIUM COMMITTEE CHAIRS

TECHNICAL PROGRAM ..... A. S. Oates, *Lucent Technologies*  
PUBLICITY ..... B. M. Pietrucha, *Lucent Technologies*  
REGISTRATION ..... S. D. Khandekar, *Level One Communications*  
ARRANGEMENTS ..... J. M. Stover, *LSI Logic*  
AUDIO-VISUAL ..... E. I. Cole, Jr., *Sandia National Laboratories*  
PUBLICATIONS ..... A. G. Rawers, *Quicklogic*  
EQUIPMENT DEMOS ..... E. S. Snyder, *Sandia Technologies*  
TUTORIAL ..... C. D. Graas, *SIEMENS Microelectronics*  
WORKSHOPS ..... W. R. Tonti, *IBM Microelectronics*  
CONSULTANT ..... R. C. Walker, *SAR Associates*  
CONSULTANT ..... D. F. Barber, *Scien-Tech Associates*

## BOARD OF DIRECTORS

A. N. Campbell  
*Sandia National Laboratories*

D. L. Franklin  
*The Boeing Company*

H. A. Schafft  
*NIST*

A. K. Goel  
*GHz Technology*

A. G. Street  
*Integrated Reliability*

L. A. Kasprzak  
*Direct Radiography Corp.*

O. D. Trapp  
*Technology Associates*

J. E. Klema  
*Motorola*

M. H. Woods  
*Intel Corporation*

## PUBLISHED BY

THE ELECTRON DEVICE SOCIETY AND THE RELIABILITY SOCIETY  
OF THE  
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 1999 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. 99CH36296  
ISBN: 0-7803-5220-3 Softbound Edition  
ISBN: 0-7803-5221-1 Casebound Edition  
ISBN: 0-7803-5222-X Microfiche Edition  
Library of Congress Number: 82-640313

# TABLE OF CONTENTS

## DEVICE AND PROCESS

Session Co-Chairs: Guido Groeseneken and Kim Cheung

Microprocessor Reliability Performance as a Function of Die Location for a 0.25 $\mu\text{m}$ Five Layer Metal CMOS Logic Process <i>W.C. Riordan, R. Miller, J.M. Sherman, and J. Hicks</i> .....	1
A Study of Ta <sub>2</sub> O <sub>5</sub> /Rugged Si Capacitor of 23 $\mu\text{C}/\mu\text{m}^2$ Applied to High-Density DRAMs Using Sub-0.2 $\mu\text{m}$ Process <i>Y. Ohji, S. Iijima, A. Saito, H. Miki, M. Kanai, M. Kunitiomo, S. Yamamoto, R. Furukawa, Y. Sugawara, T. Uemura, J. Kuroda, M. Nakata, T. Kisu, T. Kawagoe, K. Kawakita, M. Hasegawa, M. Nakamura, K. Kajigaya, M. Hidaka, H. Yamamoto, I. Asano, and E. Takeda</i> .....	12
A New Physical Model for NVM Data-Retention Time-To-Failure <i>B. De Salvo, G. Ghibaud, G. Pananakakis, B. Guillaumot, P. Candelier, and G. Reimbold</i> .....	19
Using Erase Self-Detrapped Effect to Eliminate the Flash Cell Program/Erase Cycling V <sub>th</sub> Window Close <i>J.H. Lee, K.R. Peng, J.R. Shih, S.H. Chen, J.K. Yeh, H.D. Su, M.C. Ho, D.S. Kuo, B.K. Liew, and J.Y.C. Sun</i> ....	24
Interconnect and MOS Transistor Degradation at High Current Densities <i>A. Neugroschel and C-T. Sah</i> .....	30
The Influence of Stud Bumping Stress on Device Degradation in Scaled MOSFETs <i>N. Shimoyama, K. Machida, M. Shimaya, H. Koizuma, and H. Kyuragi</i> .....	37
Off-State Stress-Induced Reduction of Off-State Current in Polycrystalline Silicon Thin Film Transistors <i>A.T. Krishnan and S.J. Fonash</i> .....	42

## DIELECTRICS I

Session Co-Chairs: John S. Suehle and Glenn Alers

A Unified Gate Oxide Reliability Model <i>C. Hu and Q. Lu</i> .....	47
Field Dependent Critical Trap Density for Thin Gate Oxide Breakdown <i>K.P. Cheung, C.T. Liu, C-P Chang, J.I. Colonell, W.Y-C Lai, R. Liu, J.F. Miner, C.S. Pai, H. Vaidya, J.T. Clemens and E.Hasegawa</i> .....	52
Challenges for Accurate Reliability Projections in the Ultra-Thin Oxide Regime <i>E.Y. Wu, W.W. Abadeer, L-K. Han, S.H. Lo, and G. Hueckel</i> .....	57
Study of Oxide Breakdown Under Very Low Electric Field <i>A. Teramoto, H. Umeda, K. Azamawari, K. Kobayashi, K. Shiga, J. Komori, Y. Ohno, and H. Miyoshi</i> .....	66
The Statistical Dependence of Oxide Failure Rates on V <sub>dd</sub> and t <sub>ox</sub> Variation, with Applications to Process Design, Circuit Design, and End Use <i>W.R. Hunter</i> .....	72
Influence of Soft Breakdown on NMOSFET Device Characteristics <i>T. Pompl, H. Wurzer, M. Kerber, R.C. W. Wilkins, and I. Eisele</i> .....	82
Charge Trapping Mechanism under Dynamic Stress and its Effect on Failure Time <i>G.Ghidini, D. Brazzelli, C.Clementi, and F. Pellizzer</i> .....	88
ReExamination of Fluorine Incorporation into SiO <sub>2</sub> - Significant Improvement of Charge-to-breakdown Distribution-Tail <i>Y. Mitani, H. Satake, Y. Nakasaki, and A.Toriumi</i> .....	93

## COMPOUND SEMICONDUCTORS

Session Co-Chairs: Fausto Fantini and Juin Liou

Reliability of Passivated 0.15 $\mu\text{m}$ InAlAs/InGaAs HEMTs with Pseudomorphic Channel <i>M. Dammann, M. Chertouk, W. Jantz, K. Kohler, K.H. Schmidt, and G. Weimann</i> .....	99
Reliability Evaluation of MOCVD Grown AlInAs/GaInAs/InP HEMTs <i>M. Nawaz, W. Strupinski, J. Stenarson, S.H.M Persson, and H. Zirath</i> .....	103

Bulk and Surface Effects of Hydrogen Treatment on Al/Ti Gate AlGaAs/GaAs Power HFETs <i>R. Gaddi, R. Menozzi, D. Dieci, C. Lanzieri, G. Meneghesso, C. Canali, and E. Zanoi</i> .....	110
Threshold Voltage Shift in 0.1 $\mu\text{m}$ Self-Aligned-Gate GaAs MESFETs Under Bias Stress and Related Degradation of Ultra-High-Speed ICs <i>Y.K. Fukai, K. Yamasaki, and K. Nishimura</i> .....	116
Full Two-Dimensional Electroluminescent (EL) Analysis of GaAs/AlGaAs HBTs <i>M. Harris, B. Wagner, S. Halpern, M. Dobbs, C. Pagel, B. Stuffle, J. Henderson, and K. Johnson</i> .....	121
A TDDB Model of $\text{Si}_3\text{N}_4$ Based Capacitors in GaAs MMICs <i>J. Scarpulla, D.C. Eng, S.R. Olson, and C-S. Wu</i> .....	128

## ESD & LATCHUP

Session Co-Chairs: James W. Miller and Charvaka Duvvury

Occurrence and Elimination of Anomalous Temperature Dependence of Latchup Trigger Currents in BICMOS Processes <i>E.R. Ooms, and J.A. van der Pol</i> .....	138
High Current Characterization of Dual-Damascene Copper Interconnects in $\text{SiO}_2$ - and Low-k Interlevel Dielectrics for Advanced CMOS Semiconductor Technologies <i>S. Voldman, R. Gauthier, K. Morrissette, M. Hargrove, V. McGahay and V. Gross</i> .....	144
The Effect of Silicide on ESD Performance <i>G. Notermans, A. Heringa, M. van Dort, S. Jansen, and F. Kuper</i> .....	154
Analysis of Snapback Behavior on the ESD Capability of Sub-0.20 $\mu\text{m}$ NMOS <i>A. Amerasekera, V. Gupta, K. Vasanth, and S. Ramaswamy</i> .....	159
Modular Approach of a High Current MOS Compact Model for Circuit-Level ESD Simulation Including Transient Gate Coupling Behavior <i>M. Mergens, W. Wilkening, S. Mettler, H. Wolf, and W. Fichtner</i> .....	167

## MICROELECTROMECHANICAL SYSTEMS

Session Co-Chairs: William M. Miller and Susanne Arney

Performance and Reliability of a New MEMS Electrostatic Lateral Output Motor <i>S.T. Patton, W.D. Cowan, and J.S. Zabinski</i> .....	179
The Effect of Humidity on the Reliability of a Surface Micromachined Microengine <i>D.M. Tanner, J.A. Walraven, L.W. Irwin, M. T. Dugger, N.F. Smith, W.P. Eaton, W.M. Miller, and S.L. Miller</i> .....	189
Laser Power Monitoring Using MOEMS Micromirror Technology <i>A. Agarwal, S. Arney, B. Barber, S. Kosinski, J. LeGrange, R. Raju, and R. Ruel</i> .....	198
Reliability Methodology for Prediction of Micromachined Accelerometer Stiction <i>A. Hartzell and D. Woodilla</i> .....	202

## INTERCONNECTS I

Session-Chair: J. Joseph Clement

The Relationship Between Resistance Changes and Void Volume Changes in Passivated Aluminum Interconnects <i>J.C. Doan, J.C. Bravman, P. A. Flinn, and T.N. Marieb</i> .....	206
A Novel Fast Technique for Detecting Voiding Damage in IC Interconnects <i>S. Foley, L. Floyd, and A. Matthewson</i> .....	213
Significant Improvement in Electromigration of Reflow-Sputtered Al-0.5% Cu/Nb-Liner Dual Damascene Interconnects with Low-k Organic SOG Dielectric <i>T. Usui, T. Watanabe, S. Ito, M. Hasunuma, M. Kawai, and H. Kaneko</i> .....	221
Simulation of Electromigration Damage in Chip-Level Interconnect Lines: A Grain Structure Based Statistical Approach <i>M.A. Korhonen, T.M. Korhonen, D.D. Brown, and C.-Y. Li</i> .....	227

## HOT CARRIERS

Session Co-Chairs: Matt Wordeman and Roland Thewes

Channel Length Dependence of Hot-Carrier Degradation of LATID n-MOSFETs under Analog Operation <i>R. Thewes, G.H. Walter, R. Brederlow, C. Schlunder, A.v. Schwerin, R. Jurk, C.G. Linnenbank, G. Lengauer, D. Schmitt-Landsiedel, and W. Weber</i> .....	233
--	-----

Hot Carrier Degradation of the Low Frequency Noise of MOS Transistors Under Analog Operating Conditions <i>R. Brederlow, W. Weber, D. Schmitt-Landsiedel, and R. Thewes</i> .....	239
A Unified Compact Scalable $\Delta I_d$ Model for Hot-Carrier Reliability Simulation <i>P. Chen, L. Wu, G. Zhang, and Z. Liu</i> .....	243
An Accurate Hot Carrier Reliability Monitor for Deep-submicron Shallow S/D Junction Thin Gate Oxide n-MOSFETs <i>S.S. Chung, S.J. Chen, C.M. Yih, W.J. Yang, and T.S. Chao</i> .....	249
Hot Carrier Effects in nMOSFETs in 0.1 $\mu\text{m}$ CMOS Technology <i>E. Li, E. Rosenbaum, J.Tao, G. C-F Yeap, M-R. Lin and P. Fang</i> .....	253
Degradation of Hot Carrier Lifetime for Narrow Width MOSFETs with Shallow Trench Isolation <i>W. Lee, S. Lee, T. Ahn, and H. Hwang</i> .....	259

## INTERCONNECTS II

Session-Chair: William Filter

Microstructure and Electromigration in Copper Damascene Lines <i>L. Arnaud, G. Tartavel, T. Berger, D. Mariolle, Y.Gobil, and I. Touet</i> .....	263
Surface Electromigration in Copper Interconnects <i>N.D. McCusker, H.S. Gamble, and B.M. Armstrong</i> .....	270
Leakage Current Degradation and Carrier Conduction Mechanism for Cu/BCB Damascene Process under Bias-Temperature Stress <i>S.U. Kim, T. Cho, and P.S. Ho</i> .....	277
Thermal Stresses in L and T Shaped Metal Interconnects: A Three Dimensional Analysis <i>Y.-L. Shen</i> .....	283
The Use of a WLR Technique to Characterize Voiding in 0.25 and 0.18 $\mu\text{m}$ Technologies for Integrated Circuits <i>A. Marathe, P. Besser, J. Tsiang, K. Tran, V. Pham, B. Tracy, and P. Fang</i> .....	291
Investigation of Self-Heating Phenomenon in Small Geometry Vias Using Scanning Joule Expansion Microscopy <i>K. Banerjee, G. Wu, M. Igeta, A. Amersekera, A. Majumdar, and C. Hu</i> .....	297
Thermo-Mechanical Stress Induced Voiding In a Tungsten-AlCu Interconnect System <i>B. Wallace, Y.-H. Lee, D. Pantuso, K. Wu, and N. Mielke</i> .....	303

## FAILURE ANALYSIS

Session Co-Chairs: Dan Barton and Steven J. Kirch

Two-Dimensional Carrier Profiling of 0.4 $\mu\text{m}$ Devices Using Scanning Schottky Capacitance Microscopy <i>D.J. Thomson, J.N. Nxumalo, Y. Li, and T. Tran</i> .....	310
Threshold Voltage Shift Caused by Copper Contamination <i>B. Vermeire, C.A. Pederson, H.G. Parks, and D. Sarid</i> .....	315
Fault Model for VLSI Circuits Reliability Assessment <i>B. Lisenker and Y. Mitnick</i> .....	319
Controlled Silicon Thinning for Design Debug of C4 Packaged ICs <i>R.R. Goruganthu, M. Bruce, J. Birdsley, V. Bruce, G. Gilfeather, R. Ring, N. Antoniou, J. Salen, and M. Thompson</i> .....	327
Failures Induced on Bipolar Operational Amplifiers from Electromagnetic Interference Conducted on the Power Supply Rails <i>N. Speciale and G. Setti</i> .....	333

## PACKAGING AND ASSEMBLY

Session Co-Chairs: Thomas M. Moore and S. Sidharth

Backside Probing of Flip-Chip Circuits Using Electrostatic Force Sampling <i>R.Qi, D.J. Thomson, and G.E. Bridges</i> .....	337
Filler Induced Metal Crush Failure Mechanism in Plastic Encapsulated Devices <i>P. Yalamanchili and V. Baltazar</i> .....	341

Design Characterization of Microwave Antenna BGA Interconnect Structure Using Test-Validated Physics-of-Failure Methods <i>D.A. Pietila, M. Rassaian, and K. Brice-Heames</i> .....	347
--	-----

## PLASMA INDUCED DAMAGE

Session Co-Chairs: James McVittie and Srikanth Krishnan

UV-Blocking Technology to Reduce Plasma-Induced Transistor Damage in Ferroelectric Devices with Low Hydrogen Resistance <i>S. Shuto, I. Kunishima, and S. Tanaka</i> .....	356
New Experimental Findings on Process-Induced Hot-Carrier Degradation of Deep-Submicron N-MOSFETs <i>D.Y.C. Lie, J. Yota, W. Xia, A.B. Joshi, R.A. Williams, R. Zwingman, L. Chung, and D.L. Kwong</i> .....	362
A Model for Channel Hot Carrier Reliability Degradation Due to Plasma Damage in MOS Devices <i>S. Rangan, S. Krishnan, A. Amerasekara, S. Aur, and S. Ashok</i> .....	370
A New Experimental Approach to Evaluate Plasma Damage in nMOS and pMOS Devices <i>L. Pantisano, A. Paccagnella, M. Barbazza, P. Colombo, and M.G. Valentini</i> .....	375

## DIELECTRICS II

Session Co-Chairs: Bonnie Weir and Elyse Rosenbaum

A Fast and Simple Methodology for Lifetime Prediction of Ultra-thin Oxides <i>T. Nigam, R. Degraeve, G. Groeseneken, M.M. Heyns, and H.E. Maes</i> .....	381
Trap-Assisted Tunneling Current Through Ultra-Thin Oxide <i>J. Wu, L.F. Register, and E. Rosenbaum</i> .....	389
A Model of the Stress Time Dependence of SILC <i>Q. Lu, K.P. Cheung, N.A. Ciampa, C.T. Liu, C-P. Chang, J.I. Colonell, W-Y-C. Lai, R. Liu, J.F. Miner, H. Vaidya, C-S. Pai, and J.T. Clemens</i> .....	396
Low Voltage Stress-Induced-Leakage-Current in Ultrathin Gate Oxides <i>P. Nicollian, M. Rodder, D.T. Grider, P. Chen, R.M. Wallace, and S.V. Hattengady</i> .....	400
A Comparative Study of SILC Transient Characteristics and Mechanisms in FN Stressed and Hot Hole Stressed Tunnel Oxides <i>N-K. Zous, T. Wang, C-C. Yeh, C-W. Tsai, and C. Huang</i> .....	405
J-Ramp on sub-3nm Dielectrics: Noise as a Breakdown Criteria <i>G.B. Alers, B.E. Weir, M.R. Frei, and D. Monroe</i> .....	410
Biographies .....	414
Index to Session Paper # .....	433
1999 Committees .....	434
1997 Paper Awards .....	439
1999 Tutorial Program .....	441
1999 Equipment Demonstrations .....	445