



**IEEE**

**1997**

**IEEE**

**International**

**Reliability**

**Physics**

**Symposium**

**Proceedings**

**35th Annual**

**Denver, Colorado • April 8, 9, 10, 1997**

**Sponsored by  
the IEEE Electron Devices Society and  
the IEEE Reliability Society**

IEEE Catalog No. 97CH35983

# 1997 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

## SYMPOSIUM OFFICERS

GENERAL CHAIR ..... A. K. Goel, *Applied Materials, Inc.*  
VICE GENERAL CHAIR ..... A. N. Campbell, *Sandia National Laboratories*  
SECRETARY ..... L. H. Walsh, *Rome Laboratory*  
FINANCE ..... M. K. Shell, *Intel*

## SYMPOSIUM COMMITTEE CHAIRS

TECHNICAL PROGRAM ..... A. G. Street, *Integrated Reliability Services*  
PUBLICITY ..... K. R. Mistry, *Digital Equipment Corporation*  
REGISTRATION ..... R. A. Wachnik, *IBM Microelectronics*  
ARRANGEMENTS ..... J. E. Klema, *Motorola*  
AUDIO-VISUAL ..... E. S. Snyder, *Sandia Technologies*  
PUBLICATIONS ..... S. D. Khandekar, *Level One Communications*  
EQUIPMENT DEMOS ..... W. R. Tonti, *IBM Microelectronics*  
TUTORIAL ..... A. S. Oates, *Lucent Technologies*  
WORKSHOPS ..... B. M. Pietrucha, *Lucent Technologies*  
CONSULTANT ..... R. C. Walker, *SAR Associates*  
CONSULTANT ..... D. F. Barber, *Scien-Tech Associates*

## BOARD OF DIRECTORS

P. J. Boudreaux  
*Department of Defense*

A. N. Campbell  
*Sandia National Laboratories*

J. W. McPherson  
*Texas Instruments, Inc.*

A. K. Goel  
*Applied Materials, Inc.*

H. A. Schafft  
*NIST*

L. A. Kasprzak  
*Sterling Diagnostic Imaging*

R. W. Thomas  
*Technology Experts Network*

P. E. Kennedy  
*McDonnell Douglas*

M. H. Woods  
*Intel*

PUBLISHED BY  
THE ELECTRON DEVICE SOCIETY AND THE RELIABILITY SOCIETY  
OF THE  
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 1997 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. 97CH35983  
ISBN: 0-7803-3575-9 Softbound Edition  
ISBN: 0-7803-3576-7 Casebound Edition  
ISBN: 0-7803-3577-5 Microfiche Edition  
Library of Congress Number: 82-640313

# TABLE OF CONTENTS

## DEVICE AND PROCESS

Session Co-Chairs: Bill Abadeer and Tim R. Rost

Emerging Role of Semiconductor Process Equipment to Overcome Device Failure Mechanisms <i>A.K. Sinha</i> .....	1	✓
Gate Stack Reliability Improvements Using Controlled Ambient Processing <i>K. Schuegraf, R.P.S. Thakur and R. Weimer</i> .....	7	✓
Scaling Down of Tunnel Oxynitride in NAND Flash Memory: Oxynitride Selection and Reliabilities <i>J. Kim, J.D. Choi, W.C. Shin, D.J. Kim, H.S. Kim, K.M. Mang, S.T. Ahn and O.H. Kwon</i> .....	12	✓
Impact of Passivation Film Deposition and Post Annealing on the Reliability of Flash Memories <i>S. Shuto, M. Tanaka, M. Sonoda, T. Idaka, K. Sasaki and S. Mori</i> .....	17	✓
Characterization and Modeling of a Highly Reliable Metal-to-Metal Antifuse for High-Performance and High-Density Field-Programmable Gate Arrays <i>C.-C. Shih, R. Lambertson, F. Hawley, F. Issaq, J. McCollum, E. Hamdy, H. Sakurai, H. Yuasa, H. Honda, T. Yamaoka, T. Wada and C. Hu</i> .....	25	✓
Maximum Safe Reverse Emitter Voltage in Bipolar Transistors for Reliable 10 Year Operation <i>J. Scarpulla, J. Dunkley, S. Lemke, E. Sabin and M. Young</i> .....	34	✓
Correlations Between Initial Via Resistance and Reliability Performance <i>C.D. Graas, H.A. Le and T.A. Rost</i> .....	44	✓

## FAILURE ANALYSIS / DIELECTRICS & HOT-CARRIERS

Session Co-Chairs: Steve Kirch and John Suehle

New Screening Concept for Deep-Submicron CMOS VLSIs Using Temperature Characteristics of Leakage Currents in MOS Device <i>M. Shimaya</i> .....	49	✓
Using $I_{DDQ}$ Drift Testing to Detect Hydrogen in MOS Devices <i>E. Sabin, S. Nagalingam, and S. Lemke</i> .....	57	✓
Focused-Ion Beam-Induced Insulator Deposition at Decreased Beam Current Density <i>M. Abramo, E. Adams, M. Gibson, L. Hahn, A. Doyle and D. Stewart</i> .....	66	✓
Effects of Focused Ion Beam (FIB) Irradiation on MOS Transistors <i>A. Campbell, K. Peterson, D. Fleetwood, and J. Soden</i> .....	72	✓
Degradation in (Ba,Sr) TiO <sub>3</sub> Thin Films Under DC and Dynamic Stress Conditions <i>T. Horikawa, T. Kawahara, M. Yamamuka and K. Ono</i> .....	82	✓
Electrical Reliability of Metal-Organic Chemical Vapor Deposited High Permittivity TiO <sub>2</sub> Dielectric Metal-Oxide-Semiconductor Field Effect Transistors <i>H.-S. Kim, S.A. Campbell and D.C. Gilmer</i> .....	90	✓
Characterization of Bitline Stress Effects on Flash Cell After Program / Erase Cycle <i>Y.-C. Liu, J.C. Guo, K.L. Chang, C.I. Huang, M.T. Wang, A. Chang and F. Shone</i> .....	97	✓
Hot Carrier Self Convergent Programming Method for Multi-Level Flash Cell Memory <i>P. Candelier, F. Mondon, B. Guillaumot, G. Reibold, H. Achard, F. Martin and J. Hartmann</i> .....	104	✓

## PACKAGING

Session Co-Chairs: Kris Mohan and Thomas M. Moore

Temperature Cycling & Thermal Shock Failure Rate Modeling <i>R. Blish II</i> .....	110	✓
Device Degradation Due to Stud Bumping Above the MOSFET Region and the Effect of Annealing on the Degradation <i>N. Shimoyama, K. Machida, M. Shimaya, H. Akiya and H. Kyuragi</i> .....	118	✓
Flip Chip Underfill Reliability of CSP During IR Reflow Soldering <i>Y. Ohshima, T. Nakazawa, K. Doi, H. Aoki and Y. Hiruta</i> .....	124	✓
Reliability of High Aspect Ratio Plated Through Holes (PTH) for Advanced Printed		

Circuit Board (PCB) Packages <i>D. Goyal, H. Azimi, K.P. Chong, and M.-J. Lii</i> .....	129	✓
A Separation of Superimposed Ultrasonic Pulse Echo Signals for Semiconductor Failure Analysis Using Scanning Acoustic Tomography (S.A.T.) <i>H.-S. Jang, K.-Y. Jhang, and D. Lee</i> .....	136	✓
Characterization of Flip Chip Interconnect Failure Modes Using High Frequency Acoustic Micro Imaging with Correlative Analysis <i>J. Semmens and L.W. Kessler</i> .....	141	✓
Towards a Nondestructive Procedure for Characterization of Molding Compounds <i>S. Canumalla and L.W. Kessler</i> .....	149	✓

## DIELECTRICS

Session Co-Chairs: William R. Hunter and William M. Miller

Evidence of Electron-Hole Cooperation in SiO <sub>2</sub> Dielectric Breakdown <i>H. Satake, S.-i. Takagi, and A. Toriumi</i> .....	156	✓
Investigation of Oxide Charge Trapping and Detrapping in a n-MOSFET <i>T. Wang, T.E. Chang, L.P. Chiang and N.K. Zous, and C. Huang</i> .....	164	✓
Accelerated Gate-Oxide breakdown in Mixed Voltage I/O Circuits <i>T. Furukawa, D. Turner, S. Mittl, M. Maloney, R. Serafin, W. Clark, J. Bialas, K. Longenbach and J. Howard</i> .....	169	3B
The Effects of Nitrogen Implant into Gate Electrode on the Characteristics of Dual-Gate MOSFETs with Ultra-Thin Oxide and Oxynitrides <i>A. Chou, C. Lin, K. Kumar, P. Chowdhury, M. Gardner, M. Gilmer, J. Fulford, and J. Lee</i> .....	174	✓
Impacts of Plasma Process-Induced Damage on Ultra-Thin Gate Oxide Reliability <i>K. Eriguchi, T. Yamada, Y. Kosaka and M. Niwa</i> .....	178	✓
Determination of Ultra-Thin Oxide Voltages and Thickness and the Impact on Reliability Projection <i>E.Y. Wu, S.-H. Lo, W.W. Abadeer, A. Acovic, D. Buchanan, T. Furukawa, D. Brochu, and R. Dufresne</i> .....	184	✓
Oxide Breakdown Mechanism and Quantum Physical Chemistry for Time-Dependent Dielectric Breakdown <i>M. Kimura</i> .....	190	✓

## METALLIZATION

Session Co-Chairs: Carole D. Graas and John E. Sanchez, Jr.

Effect of Texture on Electromigration of CVD Copper <i>C. Ryu, A. Loke, T. Nogami, and S.S. Wong</i> .....	201	✓
Via Delamination - A Novel Electromigration Failure Mechanism <i>Y.H. Lee, K. Wu, N. Mielke, L.J. Ma, and S. Hui</i> .....	206	✓
Recent Problems in Electromigration Testing <i>B. Baerg</i> .....	211	✓
Characterization of Contact and Via Failure Under Short Duration High Pulsed Current Stress <i>K. Banerjee, A. Amerasekera, G. Dixit, N. Cheung and C. Hu</i> .....	216	✓
Effect of Al-W Intermetallic Compounds on Electromigration in Al/CVD-W Interconnects <i>M. Sekiguchi, M. Yamanaka and S. Mayumi</i> .....	221	✓
Influence of Water Absorption of Dielectric Underlayers on Al(111) Crystallographic Orientation in Al-Si-Cu/Ti/TiN/Ti Layered Structures <i>T. Yoshida, S. Hashimoto, H. Hosokawa, T. Ohwaki, Y. Mitsushima, and Y. Taga</i> .....	226	✓
Interaction Between Water and Fluorine Doped Silicon Oxide Film Deposited by PECVD <i>M. Yoshimaru, S. Koizumi, K. Shimokawa and J. Ida</i> .....	234	✓

## COMPOUND SEMICONDUCTOR AND OPTOELECTRONICS

Session Co-Chairs: Daniel L. Barton and Sammy A. Kayali

The Effect of Hot Electron Stress on the DC and Microwave Characteristics of GaAs-PHEMTs and InP-HEMTs <i>R. Menozzi, M. Borgarino, P. Cova, Y. Baeyens, M. Van Hove and F. Fantini</i> .....	242	5A
Current-Gain Long-Term Instability of AlGaAs/GaAs HBT: Physical Mechanism and SPICE Simulation <i>S. Sheu, J.J. Liou and C.I. Huang</i> .....	248	

Screening for Early and Rapid Degradation in GaAs/AlGaAs HBTs <i>T. Henderson and M. Tutt</i> .....	253	✓
Reliability and Alleviation of Premature On-State Avalanche Breakdown in Deep Submicron Power PHEMTs <i>Y.C. Chou, G.P. Li, Y.C. Chen, R. Lai and D.C. Streit</i> .....	261	✓
Rapid Degradation of InGaAsP/InP Laser Diodes Due to Copper Contamination <i>K. Fujihara, M. Ishino and Y. Matsui</i> .....	268	✓ 5A
An Empirical Lifetime Projection Method for Laser Diode Degradation <i>N. Hwang, S.-G. Kang, H.-T. Lee, S.-S. Park, M.-K. Song and K.-E. Pyun</i> .....	272	✓
Life Tests and Failure Mechanisms of GaN/AlGaIn/InGaIn Light Emitting Diodes <i>D.L. Barton, M. Osinski, P. Perlin, C.J. Helms, and N.H. Berg</i> .....	276	✓

### HOT CARRIER

Session Co-Chairs: Matt Wordeman and Carlos Diaz

NBTI-Channel Hot Carrier Effects in pMOSFETs in Advanced CMOS Technologies <i>G. LaRosa, F. Guarin, S. Rauch, A. Acovic, J. Lukaitis and E. Crabbe</i> .....	282	✓
Impact of Boron Penetration on Gate Oxide Reliability and Device Lifetime in p <sup>+</sup> -POLY pMOSFETs <i>B.Y. Kim, I.M. Liu, H.F. Luan, M. Gardner, J. Fulford, and D.L. Kwong</i> .....	287	✓
New Technique to Measure an Oxide Trap Density in a Hot Carrier Stressed n-MOSFET <i>T. Wang, L.P. Chiang, T.E. Chang, N.K. Jous, G.Y. Shen and C. Huang</i> .....	292	✓ 5B
A Novel Methodology for Reliability Studies in Fully Depleted SOI MOSFETs <i>S. Banna, P.C.H. Chan, S.S. Wong, S.K.H. Fung and P.K. Ko</i> .....	296	✓
Key Hot-Carrier Degradation Model Calibration and Verification Issues for Accurate AC Circuit-Level Reliability Simulation <i>W. Jiang, H. Le, S. Dao, S. Kim, B. Stine, J.E. Chung, Y.-J. Wu, P. Bendix, S. Prasad, A. Kapoor, T. Kopley, T. Dungan, I. Manna, P. Marcoux, L. Wu, A. Chen and A. Liu</i> .....	300	✓
Enhancement of Hot-Carrier Induced Degradation Under Low Gate Voltage Stress Due to Hydrogen for NMOSFETs with SiN Films <i>S. Tokitoh, H. Uchida, K. Shibusawa, N. Murakami, T. Nakamura, H. Aoki, S. Yamamoto and N. Hirashita</i> ...	307	✓
New Understanding of LDD CMOS Hot-Carrier Degradation and Device Lifetime at Cryogenic Temperatures <i>J. Wang-Ratkovic, R.C. Lacoce, K.P. MacWilliams, M. Song, S. Brown and G. Yabiku</i> .....	312	✓

### ESD AND LATCHUP

Session Co-Chairs: Ajith Amerasekera and James W. Miller

Short-Timescale Thermal Mapping of Interconnects <i>Y. S. Ju and K.E. Goodson</i> .....	320	✓
Study of the 3D Phenomenon During ESD Stresses in Deep Submicron COMS Technologies Using a Photon Emission Tool <i>P. Salome, C. Leroux, J.P. Chante, P. Crevel and G. Reibold</i> .....	325	✓ 6
Study of a CMOS I/O Protection Circuit Using Circuit-Level Simulation <i>T. Li, D. Suh, S. Ramaswamy, P. Bendix, E. Rosenbaum, A. Kapoor, and S.M. Kang</i> .....	333	✓
A Compact Model of Holding Voltage for Latch-Up in Epitaxial CMOS <i>M.-J. Chen, C.-S. Ho, P.-N. Tseng, R.-Y. Shiue, H.S. Lee, J.-H. Chen, J.-K. Jeng, and Y.-N. Jou</i> .....	339	✓
Latch-Up Characterization of High Energy Ion Implanted New CMOS Twin Wells That Comprised the BIII (Buried Implanted Layer for Lateral Isolation) and BL/CL (Buried Layer/Connecting Layer) Structures <i>J.-K. Kim, S.-H. Park, Y.-J. Lee, and Y.-K. Sung</i> .....	346	✓
<i>Biographies</i> .....	353	
<i>Index to Paper #</i> .....	369	
<i>1997 Committees</i> .....	370	
<i>1995 Paper Awards</i> .....	375	
<i>Exceptional Service Awards</i> .....	378	
<i>1997 Tutorial Program</i> .....	379	
<i>1997 Equipment Demonstrations</i> .....	382	