1994 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

SYMPHONY OFFICERS

GENERAL CHAIR .....................................................  R. C. Blish II, Intel
VICE GENERAL CHAIR ........................................... J. W. McPherson, Texas Instruments
SECRETARY .......................................................... P. F. Engel, Hewlett-Packard
FINANCE ............................................................. J. G. Cottle, University South Florida

SYMPHONY COMMITTEE CHAIRS

TECHNICAL PROGRAM ..................  P. J. Boudreaux, Laboratory for Physical Sciences
PUBLICITY ........................................................ A. K. Goel, Oneida Research Services
REGISTRATION ............................ A. G. Street, Integrated Reliability Services
ARRANGEMENTS ......................... A. G. Rawers, Integrated Information
AUDIO-VISUAL ............................. S. K. Groothuis, Texas Instruments
PUBLICATIONS .............................. J. T. McCullen, Intel
EQUIPMENT DEMOS ...................... A. N. Campbell, Sandia National Laboratories
TUTORIAL .............................................. B. N. Agarwala, IBM Microelectronics
WORKSHOPS ................................. B. H. Yun, SUNY New Paltz
CONSULTANT ............................... R. C. Walker, SAR Associates
CONSULTANT ................................. D. F. Barber, Scien-Tech Associates

BOARD OF DIRECTORS

D. A. Baglee
Intel
R. C. Blish, II
Intel
L. A. Kasprzak
Franciscan University
P. E. Kennedy
Management Sciences

J. W. McPherson
Texas Instruments
H. A. Schafft
NIST
R. W. Thomas
Oneida Research Services
M. H. Woods
Intel

Published by
the ELECTRON DEVICE SOCIETY and the RELIABILITY SOCIETY
of the
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 21 Congress Street, Salem, MA 01970. Instructors are permitted to photocopy isolated articles for noncommercial classroom use without fee. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 1994 by the Institute of Electrical and Electronics Engineers, Inc.
# Table of Contents

## BUILDING IN RELIABILITY

**Session Chair:** Barbara Vasquez

- Building Reliability into a High Performance 4-Level Metallization System  
  *M.L. Dreyer, J. Mohr, and T. Zirkle* ................................................................. 1

- Accurate, Predictive Modeling of Soft Error Rate Due to Cosmic Rays and Chip Alpha Radiation  
  *G.R. Srinivasan, P.C. Murley, and H.K. Tang* .................................................. 12

- HC Reliability of 0.5 μm BiCMOS Transistors: Dependence on Link Base Slot Depth and the Design Implications for reliability & Performance  
  *C.J. Varker, J. Kirchgessner, T. Zirkle, and E. Howard* ..................................... 17

- Toward the Maieutic Management of Business Systems  
  *R.P. Goldwater, H. Berens, F. Jonath, B. Vasquez, and A. Jonath* ...................... 23

## HOT CARRIERS IN BULK AND SOI

**Session Co-Chairs:** Eric Synder and Elyse Rosenbaum

- Analysis of Externally Imposed Mechanical Stress Effects on the Hot-Carrier—Induced Degradation of MOSFETs  
  *R. Degraeve, I. De Wolf, G. Groeseneken, and H.E. Maes* .................................. 29

- Characterization of Hot-Carrier—Induced Degradation in p-Channel MOSFETs by Total Injected Charge Techniques  
  *D.-H. Huang, E.E. King, and L.J. Palkuti* .......................................................... 34

- Effect of Plasma-Induced Charging Damage on n-Channel and p-Channel MOSFET Hot Carrier Reliability  
  *K.R. Mistry, B.J. Fishbein, and B.S. Doyle* ....................................................... 42

- Characterization of Hot-Carrier Effects in Thin-Film, Fully-Depleted, SOI MOSFETs  

- Hot-Carrier—Induced Degradation in Ultra-Thin, Fully-Depleted, Deep-Submicron nMOS & pMOS SOI Transistors  
  *T. Tsuchiya, T. Ohno, Y. Kado, and J. Kai* ....................................................... 57

- Voltage Overshoots and n-MOSFET Hot-Carrier Robustness in VLSI Circuits  
  *K.R. Mistry, R. Hokinson, B. Gieseke, T.F. Fox, R.P. Preston, and B.S. Doyle* ......... 65
ELECTRONIC PACKAGING
Session Co-Chairs: Melissa Shell-DeGuzman and Patricia Speicher

THB Reliability Models and Life Prediction for Intermittently-Powered Non-Hermetic Components
    C.G. Shirley ........................................... 72

Ambient Moisture Characterization of Thin Small Outline Packages (TSOPs)
    M. Prud'homme ........................................... 79

Effect of Contamination on Copper Migration in TAB Tape Structures
    D.A. Nieman ................................................... 87

The Effects of Materials and Post-Mold Profiles on Plastic Encapsulated Integrated Circuits
    R. Mosbarger and D.J. Hickey ........................................... 93

Effect of Polyimide Surface Morphology and Chemistry on Package Cracking Induced by Interfacial Delamination
    M. Amagai, M. Ohsumi, E. Kawasaki, R. Baumann, and H. Kitagawa ........................................... 101

Mechanical Properties and Adhesion Measurements of Films used in Advanced Packages
    M. Shell-De Guzman, M. Hack, and G. Neubauer ................................................... 108

Simplified and Practical Estimation of Package Cracking During Reflow Soldering Process

DIELECTRICS I
Session Co-Chairs: Peng Fang and Dave Dumin

Field and Temperature Acceleration of Time-Dependent Dielectric Breakdown in Intrinsic Thin SiO₂
    J.S. Suehle, P. Chaparala, C. Messick, W.M. Miller, and K.C. Boyko ........................................... 120

Effects of Temperature and Defects on Breakdown Lifetime of Thin SiO₂ at Low Voltages
    K.F. Schuegraf and C. Hu ................................................... 126

Modeling Ultrathin Dielectric Breakdown on Correlation of Charge Trap-Generation to Charge-to Breakdown
    P.P. Apte and K.C. Saraswat ................................................... 136

High Field Emission Related Thin Oxide Wearout and Breakdown
    D.J. Dumin, S. Mopuri, S. Vanchinathan, R.S. Scott, and R. Subramoniam ........................................... 143

Accurate Simulation of EPROM Hot-Carrier Induced Degradation Using Physics Based Interface and Oxide Charge Generation Models
    J.Z. Peng, Q. Lin, P. Fang, M. Kwan, S. Longcor, and J. Lien ................................................... 154
**Highly-Reliable Ultra-Thin Oxide Formation Using Hydrogen-Radical-Balanced Steam Oxidation Technology**

T. Ohmi, K. Nakamura, and K. Makihara ................................................................. 161

**Stress-induced Low-Level Leakage Mechanism of Ultrathin Silicon Dioxide Films Caused by Neutral Oxide Trap Generation**

M. Kimura and H. Koyama .................................................................................. 167

<table>
<thead>
<tr>
<th>METALLIZATION: INTERCONNECT ELECTROMIGRATION</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session Co-Chairs: Anthony Oates and William Filter</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Electromigration Reliability Improvement of W-Plug Vias by Titanium Layering</th>
</tr>
</thead>
</table>

<table>
<thead>
<tr>
<th>Improvement in the Electromigration Lifetime Using Hyper-Textured Aluminum Formed on Amorphous Tantalum-Aluminum Underlayer</th>
</tr>
</thead>
<tbody>
<tr>
<td>H. Toyoda, T. Kawanoue, M. Hasunuma, H. Kaneko, and M. Miyachi .................................................................................. 178</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Electromigration Characteristics of High-Temperature Sputtered Al-Alloy Metallization</th>
</tr>
</thead>
<tbody>
<tr>
<td>K. Hashimoto, K. Touchi, and H. Onoda ....................................................................... 185</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Wide Line, Low Current Electromigration in Al-Cu Metallization with Refractory Underlayer</th>
</tr>
</thead>
<tbody>
<tr>
<td>B. Baerg, R. Crandall, and K. Wu .................................................................................. 192</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Wafer-Level Pulsed dc Electromigration Response at Very High Frequencies</th>
</tr>
</thead>
<tbody>
<tr>
<td>D.G. Pierce, E.S. Snyder, S.E. Swanson, and L.W. Irwin ......................... 198</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Segregation of Cu to Grain Boundaries by Aging Treatment and its Effects on EM Resistance for AlCu/TiN Lines</th>
</tr>
</thead>
<tbody>
<tr>
<td>T. Nemoto, and T. Nogami ............................................................................................................................... 207</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Two Electromigration Failure Modes in Polycrystalline Aluminum Interconnects</th>
</tr>
</thead>
<tbody>
<tr>
<td>E.M. Atakov, J.J. Clement, and B. Miner ............................................................... 213</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>DIELECTRICS II / BIR II</th>
</tr>
</thead>
<tbody>
<tr>
<td>Session Co-Chairs: James Chung and Jim Prendergast</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Relation Between Stress-Induced Leakage Current &amp; Dielectric Breakdown in SiN-Based Antifuses</th>
</tr>
</thead>
<tbody>
<tr>
<td>H. Yasuda, N. Ikeda, K. Hama, M.T. Takagi, and I. Yoshii .................................................. 225</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>The Effect of Plasma-Induced Oxide and Interface Degradation on Hot-Carrier Reliability</th>
</tr>
</thead>
<tbody>
<tr>
<td>K. Noguchi and K. Okumura ..................................................................................................... 232</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Novel Methods for the Reliability Testing of Ferroelectric DRAM Storage Capacitors</th>
</tr>
</thead>
</table>
Influence of BiCMOS Processing Steps on Thin Gate Oxide Quality
   S. Whiston, B. Stakelum, M. O’Neill, and W. Lane................................................. 243

Built-In Reliability Through Sodium Elimination
   J. Chinn, Y.-S. Ho, M. Chang, and T.E. Turner......................................................... 249

METALLIZATION: MECHANICAL STRESS & ELECTROMIGRATION
   Session Chair: Bill Baerg

Electromigration after Stress-Induced Migration Test in
   Quarter-Micron Al Interconnects
   K. Hoshino, K. Koyama, and Y. Sugano.................................................................... 252

Accurate, Non-Time-Intensive Evaluation of the Stress-Migration Endurance for
   Layered Al Interconnects
   N. Matsunaga and H. Shibata..................................................................................... 256

Change of the Failure Mode of Layered Aluminum Conductors by Modification
   of Overlying Dielectric
   D. Pramanik, V. Chowdhury, and V. Jain ................................................................. 261

Interface Diffusion During Electromigration in Al Lines
   R.A. Augur................................................................................................................. 266

HOT-CARRIER / LATCHUP SIMULATIONS & ESD / FAILURE ANALYSIS I
   Session Co-Chairs: Charvaka Duvvury, Tom Kopley, and Richard Anderson

iProbe-d: a Hot-Carrier and Oxide Reliability Simulator
   P.-C. Li, G.I. Stamoulis and I.N. Hajj.......................................................................... 274

Designing Latchup Robustness in a 0.35 μm Technology
   A. Amerasekera, S. Tamizh Selvam, and R.A. Chapman.......................................... 280

Photon Emission Study of ESD Protection Devices under Second Breakdown Conditions
   H. Ishizuka, K. Okuyama, and K. Kubota.................................................................. 286

Comparison of ESD Protection Capability of SO1 and BULK CMOS Output Buffers

Flash Eprom Disturb Mechanisms
   C. Dunn, C. Kaya, T. Lewis, T. Strauss, J. Schreck, P. Hefley, M. Middendorf, and T. San 299

Mechanism for the n-field Device Failure in Double Level Metal CMOS Device
   S.B. Kim, J.S. Paik, and C.G. Ko............................................................................... 309

An Automated Test System for Fault Location in VLSI Circuits
   T.P. Rogers and S. Molnar......................................................................................... 316

The Advent of Failure Analysis Software Technology
   C.L. Henderson and R.D. Barnard.............................................................................. 325
Characterization of Wafer Charging Mechanisms and Oxide Survival Prediction
Methodology

CMOS-SRAM Soft-Error Simulation System
S. Satoh, R. Sudo, H. Tashiro, N. Higaki, and N. Nakayama................................................................. 339

Simulating Total-Dose Radiation Effects on Circuit Behavior
R. Tu, G. Lum, P. Pavan, P. Ko, and C. Hu .............................................................................................. 344

High Temperature Stressing of SiC JFETs at 300 °C

The Impact of Intermetal Dielectric Layer and High Temperature Bake Test on the Reliability of Nonvolatile Memory Devices

Long Term Charge Loss in EPROMs with ONO Interpoly Dielectric
M.R. Herrmann, M. Ciappa, and A. Schenk............................................................................................... 368

Reliability Mechanism of the Unprogrammed Amorphous Silicon Antifuse
R.I. Wong and K.E. Gordon......................................................................................................................... 378

Impact of Structure Enhanced Defects Multiplication on Junction Leakage
B.Y. Tsui, Y.F. Hsieh, and C.H. Chang................................................................. 383

Novel Failure Analysis Techniques Using Photon Probing in a Scanning Optical Microscope

A New Mechanism of Pipeline Defect Formation in CMOS Devices
H. Belgal, G. Yuen, J. Grohs, L. Rozler, H. Gee, S. Broydo, H.A.R. Wegener, W. Owen, and J. Drori................................................................. 399

Via Failures Due to Water Emission from SOG
M. Hamanaka, S. Dohmae, K. Fujiwara, M. Shishino, and S. Mayumi..................................................... 405

Enhancing Reliability of CMOS Devices Using Electrical Techniques and Electron Spin Resonance Spectroscopy
H.L. Evans, R.K. Lowry, W.L. Schultz, T.J. Morthorst, P.M. Lenahan, and J.F. Conley................................. 410

dv/dt Induced Latching Failure in 1200V\400A Halfbridge IGBT Modules
W. Wu, M. Held, N. Umbricht, and A. Birolini......................................................................................... 420
In-Depth Resolution of Integrated Circuits via X-ray Based Line Modified Asymmetric Crystal Topography
W.T. Beard, K.A. Green, X.J. Zhang, and R.W. Armstrong

PHOTONICS AND COMPOUND SEMICONDUCTOR DEVICE AND ASSEMBLY
Session Co-Chairs: Todd Larsen and William Burnett

Reliability of a GaAs MMIC Process Based on 0.5 μm Au/Pd/Ti Gate MESFETS
A. Bensoussan, P. Coval, W.J. Roesch, and T. Rubalcava

Base and Collector Leakage Currents and Their Relevance to the Reliability of AlGaAs/GaAs Heterojunction Bipolar Transistors
J.J. Liou, K.B. Pareb, C.I. Huang, B. Bayraktaroglu, and D.C. Williamson

Injection-Enhanced Defect Reactions in III-V Light Emitting Diodes
T.V. Torchinskaya and A.M. Rybak

Thermomechanical Reliability Assessment in SM- and COB-Technology by Combined Experimental and Finite Element Method
R. Dudek and B. Michel

Reliability of Laser Diode Modules in Temperature-Uncontrolled Environment
M. Ciappa and P. Malberti

High-Voltage Electron-Beam-Induced-Current Imaging of Microdefects in Laser Diodes and MESFETS

Biographies

1994 Committees

IEEE Fellow Citation

1992 Best Paper Award

1992 Outstanding Paper Awards

1994 Equipment Demonstrations