

BTI reliability of a post-CMOS transistor based on 2D MoS₂ semiconductor is investigated. MoS₂ FETs using hexagonal boron nitride (hBN) have superior BTI reliability than MoS₂ FETs using SiO₂. Interestingly, charge trapping dynamics on MoS₂/hBN and MoS₂/SiO₂ MOSFETs is found similar to that observed in conventional Si/SiO₂ MOSFETs so the universal relaxation model, which is used on Si/SiO₂ devices, can be applied to the MoS₂ devices.

Fig. A. MoS₂ FET devices using either SiO₂, SiO₂/hBN, or hBN as the gate dielectric are studied. The hysteresis width ΔV_H normalized by $K = (V_{Gmax} - V_{Gmin})/dox$, published in this work, is claimed smallest as compared with the literature results.




Fig. B (a) MoS₂/hBN FETs show PBTI and NBTI degradation at elevated temperatures. (b) The degradation is recoverable when the stress is removed. Interestingly, both NBTI and PBTI on MoS₂ devices can be fitted by the universal relaxation model from the Si/SiO₂ MOSFETs. This suggests similar charge trapping dynamics on MoS₂ devices.

