

2008
IEEE
International
Reliability
Physics
Symposium
Proceedings
46th Annual

Phoenix, Arizona • April 27–May 1, 2008

Sponsored by
the IEEE Electron Devices Society and
the IEEE Reliability Society

2008 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM

SYMPOSIUM OFFICERS

GENERAL CHAIR J.S. Suehle., NIST
VICE GENERAL CHAIR R.C. Lacoce, The Aerospace Corporation
SECRETARY C. Henderson, Semitracks Inc.
FINANCE J.H. Stathis, IBM Research

SYMPOSIUM COMMITTEE CHAIRS

TECHNICAL PROGRAM T.M. Moore, Omniprobe
PUBLICITY E. Rosenbaum, University of Illinois
REGISTRATION S. Krishnan, Texas Instruments
ARRANGEMENTS M. Porter, Medtronic
AUDIO-VISUAL E. Ogawa, Broadcom Corp.
PUBLICATIONS G. La Rosa, IBM
EXHIBITS P.F. Bechtold, IBM
TUTORIAL Yuan Chen, JPL
WORKSHOPS P. Chaparala, National Semiconductor
CONSULTANT R.C. Walker, SAR Associates
CONSULTANT D.F. Barber, Scien-Tech Associates

BOARD OF DIRECTORS

E.I. Cole Jr.
Sandia National Labs

C.D. Graas, Chair IBM	J.W. McPherson Texas Instruments	A.G. Street QUALCOMM
L.A. Kasprzak Dade Behring Inc.	N.R. Mielke Intel	J.S. Suehle NIST
R.C. Lacoce The Aerospace Corporation	H.A. Schafft NIST	W.R. Tonti IBM

PUBLISHED BY
THE ELECTRON DEVICE SOCIETY AND THE RELIABILITY SOCIETY
OF THE
INSTITUTE OF ELECTRICAL AND ELECTRONICS ENGINEERS, INC.

Copyright and Reprint Permission: Abstracting is permitted with credit to the source. Libraries are permitted to photocopy beyond the limits of U.S. copyright law for private use of patrons those articles in this volume that carry a code at the bottom of the first page, provided the per-copy fee indicated in the code is paid through the Copyright Clearance Center, 222 Rosewood Drive, Danvers, MA 01923. For other copying, reprint or republication permission, write to IEEE Copyrights Manager, IEEE Service Center, 445 Hoes Lane, P.O. Box 1331, Piscataway, NJ 08855-1331. All rights reserved. Copyright © 2008 by the Institute of Electrical and Electronics Engineers, Inc.

IEEE Catalog No. CFP08RPS-PRT
ISBN: 978-1-4244-2049-0 Softbound Edition
Library of Congress Number: 82-640313

TABLE OF CONTENTS

Preface	xiii
Dedication	xv

ESD/MEMORY/DIELECTRIC/TRANSISTOR

(Invited) Paradigm Shift in ESD Qualification <i>C. Duvvury</i>	1
(ESREF Invited) Development of a new high holding voltage SCR-based ESD protection structure <i>G. Meneghesso, A. Tazzoli, F.A. Marino, M. Cordoni, and P. Colombo</i>	3
(Invited) Bit error rate in NAND flash memories <i>N. Mielke, T.A. Marquart, N. Wu, J. Kessenich, H. Belgal, E. Shares, F. Trivedi, E. Goodness, and L.R. Nevill</i>	9
Ubiquitous relaxation in BTI stressing—new evaluation and insights <i>B. Kaczer, T. Grasser, P.J. Roussel, J. Martin-Martinez, R. O'Connor, B.J. O'Sullivan, and G. Groeseneken</i>	20
An energy-level perspective of bias temperature instability <i>T. Grasser, B. Kaczer, and W. Goes</i>	28

NANOTECHNOLOGY

(Invited) Measurements for the reliability and electrical characterization of semiconductor nanowires <i>C.A. Richter, H.D. Xiong, X. Zhu, W. Wang, V.M. Stanford, Q. Li, D.E. Ioannou, W.-K. Hong, and T. Lee</i>	39
(Invited) Failure analysis of nanocrystals embedded high-k dielectrics for nonvolatile memories <i>C.-H. Yang, Y. Kuo, R. Wan, C.-H. Lin, and W. Kuo</i>	46
(Invited) Survey of characterization and metrology for nanoelectronics <i>A.C. Diebold</i>	50
(Invited) Reliability issues in MuGFET nanodevices <i>G. Groeseneken, F. Crupi, A. Shickova, S. Thijs, D. Linten, B. Kaczer, N. Collaert and M. Jurczak</i>	52

TRANSISTOR NBTI

Enhanced PMOS NBTI degradation due to halo implant channeling <i>D. Brisbin, J. Yang, S. Bahl, and C. Parker</i>	61
A study of SRAM NBTI by OTF measurement <i>H. Aono, E. Murakami, K. Shiga, F. Fujita, S. Yamamoto, M. Ogasawara, Y. Yamaguchi, K. Yanagisawa, and K. Kubota</i>	67
The fast initial threshold voltage shift: NBTI or high-field stress <i>J.P. Campbell, K.P. Cheung, J.S. Suehle and A.S. Oates</i>	72
A novel multi-point NBTI characterization methodology using smart intermediate stress (SIS) <i>C. Schlünder, M. Hoffmann, R.-P. Vollertsen, G. Schindler, W. Heinrigs, W. Gustin, and H. Reisinger</i>	79
Mobility degradation due to interface traps in plasma oxynitride PMOS devices <i>A.E. Islam, V.D. Maheta, H. Das, S. Mahapatra, and M.A. Alam</i>	87

EXTREME ENVIRONMENT

(Invited) Reliability and radiation effects on IC technologies <i>R. Schrimpf, K.M. Warren, R.A. Weller, R.A. Reed, L.W. Massengill, M.L. Alles, D. M. Fleetwood, X.J. Zhou, L.Tsetseris, and S.T. Pantelides</i>	97
Memory design for high temperature radiation environments <i>T.-H. Chen, L.T. Clark, and K.E. Holbert</i>	107
Behavior of radiation-induced defects in bipolar oxides during irradiation and annealing in hydrogen-rich and -depleted ambients <i>X.J. Chen, H.J. Barnaby, R.L. Pease, and P. C. Adell</i>	115
A case study: Design for reliability for a rail-to-rail operational amplifier for wide temperature range operation for Mars Missions <i>Y. Chen, M. Mojarradi, L. Westergard, N. Aranki, E. Kolawa, and B. Blalock</i>	121

INTERCONNECTS I

TDDDB robustness of highly dense 65nm BEOL vertical natural capacitor with competitive area capacitance for RF and mixed-signal applications <i>A.H. Fischer, Y.K. Lim, P. Riess, T. Pompl, B.C. Zhang, E.C. Chua, W.W. Keller, J.B. Tan, V. Klee, Y.C. Tan, D. Souche, D.K. Sohn, and A. von Glasow</i>	126
Line edge roughness and spacing effect on low-k TDDDB characteristics <i>F. Chen, J.R. Lloyd, K. Chanda, R. Achanta, O. Bravo, A. Strong, P.S. McLaughlin, M. Shinosky, S. Sankaran, E. Gebreselasie, A.K. Stamper, and Z.X. He</i>	132
Electric-field and temperature dependencies of TDDDB degradation in Cu/Low-k damascene structures <i>N. Suzumura, S. Yamamoto, D. Kodama, H. Miyazaki, M. Ogasawara, J. Komori, and E. Murakami</i>	138
Prediction of early failure due to non-visual defect on time dependent dielectric breakdown of low-K dielectrics: Experimental verification of a yield-reliability model <i>S. Yokogawa, D. Oshida, H. Tsuchiya, T. Taiji, T. Morita, Y. Tsuchiya, and T. Takewaki</i>	144
The observation of stress-induced leakage current of damascene interconnects after bias temperature aging <i>H. Miyazaki, D. Kodama, and N. Suzumura</i>	150

THIN FILM DEVICES & SOLAR CELLS

(Invited) Degradation effects in A-Si:H thin film transistors and their impact on circuit performance <i>D.R. Allee, L.T. Clark, R. Shringarpure, S.M. Venugopal, Z.P. Li, and E.J. Bawolek</i>	158
(Invited) Next generation thin-film solar cells <i>A.J. Breeze</i>	168
(Invited) Solar cell/module degradation and failure diagnostics <i>T.J. McMahon</i>	172
(Invited) Nanostructured polymer solar cells <i>D. Xi, C. Shi, Y. Yao, Y. Yang, and Q. Pei</i>	178

SER I

Multi-cell upset probabilities of 45nm High-k + metal gate SRAM devices in terrestrial and space environments <i>N. Seifert, B. Gill, and K.Foley, P. Relangi</i>	181
A novel technique for mitigating neutron-induced multi-cell upset by means of back bias <i>T. Nakauchi, N. Mikami, A. Oyama, H. Kobayashi, H. Usui and J. Kase</i>	187
Comparison of multiple cell upset response of BULK and SOI 130nm technologies in the terrestrial environment <i>G. Gasiot, P. Roche, and P. Flatresse</i>	192
Multi-bit upsets in 65nm SOI SRAMs <i>E.H. Cannon, M.S. Gordon, D.F. Heidel, A.J. KleinOowski, P. Oldiges, K.P. Rodbell, and H.H.K. Tang</i>	195
A Multi-bit error detection scheme for DRAM using partial sums with parallel counters <i>B. Narasimham and W.K. Luk</i>	202

DIELECTRICS

New insight into the relation between hot carrier degradation and oxide breakdown through MVHR <i>G. Ribes, D. Roy, M. Rafik, J.M Roux, and C.R. Parthasarathy</i>	206
A new on-state drain-bias TDDDB lifetime model and HCI effect on drain-bias TDDDB of ultra thin oxide <i>P.J. Liao, C. L. Chen, J.W. Young, Y.S. Tsai, C.J.Wang, and K. Wu</i>	210
Post breakdown oxide lifetime based on digital circuit failure <i>G. Ribes, D. Roy, V. Huard, F. Monsieur, M. Rafik, J.M Roux, and C.R. Parthasarathy</i>	215
Statistical evaluation for anomalous SILC of tunnel oxide using integrated array TEG <i>Y. Kumagai, A. Teramoto, S. Sugawa, T. Suwa, and T. Ohmi</i>	219
New insight into tantalum pentoxide Metal-Insulated-Metal (MIM) capacitors: Leakage current modeling, self-heating, reliability assessment and industrial applications <i>V. Martinez, C. Besset, F. Monsieur, D. Ney, L. Montès, and G. Ghibaudo</i>	225
Failure-current based oxide reliability assessment methodology <i>J. Suñé, E.Y. Wu, and S. Tous</i>	230

ESD & LATCHUP

Second breakdown behavior in bipolar ESD protection devices during low current long duration stress and its relation to moving current-tubes <i>D. Johnsson, W. Mamane, S. Bychikhin, D. Pogany, E. Gornik, and M. Stecher</i>	240
Transient behaviour of SCRs during ESD pulses <i>K. Esmark, H. Gossner, S. Bychikhin, D. Pogany, C. Russ, G. Langguth, and E. Gornik</i>	247
A scalable SCR compact model for ESD circuit simulation <i>J. Di Sarro and E. Rosenbaum</i>	254
Study of undoped channel FinFETs in active rail clamp ESD networks <i>M.G. Khazhinsky, M.M. Chowdhury, D. Tekleab, L. Mathew, and J.W. Miller</i>	262
Modeling of majority and minority carrier triggered external latchup <i>F. Farbiz and E. Rosenbaum</i>	270
Low voltage transient voltage suppressor with v-groove structure <i>S.-H. Dai, C.-J. Lin, and Y.-C. King</i>	278

PRODUCT & CIRCUIT RELIABILITY I

Charge loss mechanisms and its implications for programmable floating gate voltage reference <i>T. Nigam, O. Ozbek, F. Jenne, K. Shakeri, J. Jang, H. Puchner, and S. Geha</i>	283
NBTI degradation: From transistor to SRAM arrays <i>V. Huard, C.R. Parthasarathy, C. Guerin, T. Valentin, E. Pion, M. Mammasse, N. Planes, and L. Camus</i>	289
Implementation of 2-Dimensional Maverick Control Limits and their ability to screen die with defect induced leakage <i>A. Flynn and K. Seebeck</i>	301
A comparative study of reliability and performance of strain engineering using CESL stressor and mechanical strain <i>K.T. Lee, C.Y. Kang, O.S. Yoo, C.D. Young, G. Bersuker, H.K. Park, J.M. Lee, H.S. Hwang, B.H. Lee, H.-D. Lee, and Y.-H. Jeong</i>	306
A capacitance reliability degradation mechanism in hyper-abrupt junction varactors <i>W. Abadeer, R.M. Rassel, and J.B. Johnson</i>	310
Scrubber clean process induced CDM ESD-like: CSM (Charged Surface Model) event caused by dummy patterns <i>J.-H. Lee, J.R. Shih, C.-L. Huang, S. Hsieh, and K. Wu</i>	315

HIGH-K DIELECTRICS

Stress-induced defect generation in HfO ₂ /SiO ₂ stacks observed by using charge pumping and low frequency noise measurements <i>H.D. Xiong, D. Heh, S. Yang, X. Zhu, M. Gurfinkel, G. Bersuker, D.E. Ioannou, C.A. Richter, K.P. Cheung, and J.S. Suehle</i>	319
SILC defect generation spectroscopy in HfSiON using constant voltage stress and substrate hot electron injection <i>R. O'Connor, L. Pantisano, R. Degraeve, T. Kauerauf, B. Kaczer, P.J. Roussel, and G. Groeseneken</i>	324
Impact of crystallinity of High-K oxides on Vt instabilities of NMOS devices assessed by physical and electrical measurements <i>X. Garros, P. Besson, G. Reimbold, V. Loup, T. Salvetat, N. Rochat, S. Lhostis, and F. Boulanger</i>	330
Cathode electron injection breakdown model and work function dependent TDDB lifetime for high-k/metal gate stack pMOSFETs <i>M. Sato, K. Yamabe, K. Shiraiishi, S. Miyazaki, K. Yamada, R. Hasunuma, T. Aoyama, Y. Nara, and Y. Ohji</i>	335
Contributions and limits of charge pumping measurement for addressing trap generation in High-K/SiO ₂ dielectric stacks <i>M. Rafik, G. Ribes, and G. Ghibauda</i>	341

TRANSISTOR HIGH-K DIELECTRICS

A new dielectric degradation phenomenon in nMOS high-k devices under positive bias stress <i>D. Heh, P.D. Kirsch, C.D. Young, and G. Bersuker</i>	347
BTI reliability of 45nm high-k/metal-gate process technology <i>S. Pae, M. Agostinelli, M. Brazier, R. Chau, G. Dewey, T. Ghani, M. Hattendorf, J. Hicks, J. Kavalieros, K. Kuhn, M. Kuhn, J. Maiz, M. Metz, K. Mistry, C. Prasad, S. Ramey, A. Roskowski, J. Sandford, C. Thomas, J. Thomas, C. Wiegand, and J. Wiedemer</i>	352

Negative bias temperature instability on Si-passivated Ge-interface <i>M. Aoulaiche, B. Kaczer, B. De Jaeger, M. Houssa, K. Martens, R. Degraeve, P. Roussel, J. Mitard, S. De Gendt, H.E. Maes, G. Groeseneken, M. Meuris, and M.M. Heyns</i>	358
Degradation of solution based metal induced laterally crystallized P-type POLY-Si TFTs under DC bias stresses <i>C. Hu, M. Wang, M. Zhang, B. Zhang, and M. Wong</i>	363

INTERCONNECTS II

(Invited) Carbon nanotubes as interconnects: Emerging technology and potential reliability issues <i>C.V. Thompson</i>	368
The effect of a width transition on the electromigration reliability of Cu interconnects <i>C.S. Hau-Riege and R. Klein</i>	377
The effect of current direction on the electromigration in short-lines with reservoirs <i>C.S. Hau-Riege, A.P. Marathe, and Z.-S. Choi</i>	381
Analysis and modeling of critical current density effects on electromigration failure distributions of Cu dual-damascene vias <i>A.S. Oates and M.H. Lin</i>	385
Impact of via interactions and metal slotting on stress induced voiding <i>G.D.R. Hall, D.D.J. Allman, and H.D. Bhatt</i>	392

MEMORY I

Study of the erase mechanism of charge-trapping devices using the gate-sensing and channel-sensing (GSCS) method: Hole injection or electron de-trapping? <i>P.-Y. Du, H.-T. Lue, S.-Y. Wang, E.-K. Lai, T.-Y. Huang, K.-Y. Hsieh, R. Liu, and C.-Y. Lu</i>	399
Nitride engineering and the effect of interfaces on Charge Trap Flash performance and reliability <i>C. Sandhya, U. Ganguly, K.K. Singh, P.K. Singh, C. Olsen, S.M. Seutter, R. Hung, G. Conti, K. Ahmed, N. Krishna, J. Vasi, and S. Mahapatra</i>	406
Electron trapping characteristics and scalability of HfO ₂ as a trapping layer in SONOS-type flash memories <i>H. Hamamura, T. Ishida, T. Mine, Y. Okuyama, D. Hisamoto, Y. Shimamoto, S. Kimura, and K. Torii</i>	412
Relaxation of localized charge in trapping-based nonvolatile memory devices <i>M. Janai, A. Shappir, I. Bloom, and B. Eitan</i>	417

COMPOUND DEVICES

Electro-thermally activated degradation of blu-ray GaN-based laser diodes <i>M. Meneghini, G. Meneghesso, N. Trivellin, L. Trevisanello, K. Orita, M. Yuri, and E. Zanoni</i> ,	424
(Invited) X-band GaN FET reliability <i>J.L. Jimenez and U. Chowdhury</i>	429
Degradation mechanisms of 0.1 μm AlSb/InAs HEMTs for ultralow-power applications <i>Y.C. Chou, J.M. Yang, M.D. Lange, S.S. Tsui, D.L. Leung, C.H. Lin, M. Wojtowicz, and A.K. Oki</i>	436
Combined optical and electrical analysis of AlGaIn-based deep-UV LEDs reliability <i>M. Meneghini, N. Trivellin, L. Trevisanello, A. Lunev, J. Yang, Y. Bilenko, W. Sun, M. Shatalov, R. Gaska, E. Zanoni, and G. Meneghesso</i>	441
Reliability assessment of AlGaIn/GaN HEMT technology on SiC for 48V applications <i>S. Lee, R. Vetury, J.D. Brown, S.R. Gibb, W.Z. Cai, J. Sun, D.S. Green and J. Shealy</i>	446

ASSEMBLY AND PACKAGING

(Invited) Emerging reliability challenges in electronic packaging <i>D.R. Frear, L.N. Ramanathan, J.-W. Jang and N.L. Owens</i>	450
Impact of IC wafer fab and assembly fab processes on package stress induced product reliability issues - An insight into the package stress relief design rules by simulation <i>Y. Li, M.A.J. van Gils, W.D. van Driel, R.B.R. van Silfhout, J. Bisschop, J.H.J. Janssen, and G.Q. Zhang</i>	455
Electrical characterization of plastic encapsulations using an alternative gate leakage test method <i>M. van Soestbergen, R.T.H. Rongen, J. Knol, A. Mavinkurve, J. H. Egbers, S. Nath, G.Q. Zhang, and L.J. Ernst</i>	462

SER II

Mitigation techniques for single event induced charge sharing in a 90 nm bulk CMOS process <i>O.A. Amusan, L.W. Massengill, M.P. Baze, B.L. Bhuvu, A.F. Witulski, J.D. Black, A. Balasubramanian, M.C. Casey, D.A. Black, J.R. Ahlbin, R.A. Reed, and M.W. McCurdy</i>	468
Predicting neutron induced soft error rates: Evaluation of accelerated ground based test methods <i>K.M. Warren, J.D. Wilkinson, R.A. Weller, B.D. Sierawski, R.A. Reed, M.E. Porter, M.H. Mendenhall, R.D. Schrimpf, and L.W. Massengill</i>	473
Neutron and alpha particle-induced transients in 90 nm technology <i>B. Narasimham, M.J. Gadlage, B.L. Bhuvu, R.D. Schrimpf, L.W. Massengill, W.T. Holman, A.F. Witulski, X. Zhu, A. Balasubramanian, and S.A. Wender</i>	478
Comparison of accelerated DRAM soft error rates measured at component and system level <i>L. Borucki, G. Schindlbeck, and C. Slayman</i>	482
Soft error reliability improvements for implantable medical devices <i>M. Porter, J. Wilkinson, K. Walsh, B. Sierawski, K. Warren, R.A. Reed, and G. Vizkelethy</i>	488

MEMS

Kelvin probe study of laterally inhomogeneous dielectric charging and charge diffusion in RF MEMS capacitive switches <i>R.W. Herfst, P.G. Steeneken, J. Schmitz, A.J.G. Mank, and M. van Gils</i>	492
New insights into charging in capacitive RF MEMS switches <i>P. Czarnecki, X. Rottenberg, P. Soussan, P. Nolmans, P. Ekkels, P. Muller, H.A.C. Tilmans, W. De Raedt, R. Puers, L. Marchand, and I. De Wolf</i>	496
Passivation integrity investigations for through wafer interconnects <i>J. Kraft, A. Hueber, S. Carniello, F. Schrank, and E. Wachmann</i>	506
Suspensions shape impact on the reliability of ohmic RF-MEMS redundancy switches <i>A. Tazzoli, V. Peretti, E. Autizi, and G. Meneghesso</i>	510

PRODUCT & CIRCUIT RELIABILITY II

(Invited) Reliability considerations for implantable medical ICs <i>M. Porter, P. Gerrish, L. Tyler, S. Murray, R. Mauriello, F. Soto, G. Phetteplace, and S. Hareland</i>	516
(Invited) Circuit failure prediction for robust system design in scaled CMOS <i>S. Mitra</i>	524
On-chip circuit for monitoring frequency degradation due to NBTI <i>K. Stawiasz, K.A. Jenkins, and P.-F. Lu</i>	532
A reliability-aware RF power amplifier design for CMOS radio chip integration <i>M. Ruberto, O. Degani, S. Wail, A. Tendler, A. Fridman, and G. Goltman</i>	536
Impact of threshold voltage fluctuation due to random telegraph noise on scaled-down SRAM <i>N. Tega, H. Miki, M. Yamaoka, H. Kume, T. Mine, T. Ishida, Y. Mori, R. Yamada, and K. Torii</i>	541

LATE NEWS PAPERS

Modeling single event upsets in floating gate memory cells <i>N.Z. Butt and M. Alam</i>	547
An alternative model for interconnect low-k dielectric lifetime dependence on voltage <i>G. Haase</i>	556
A comprehensive analysis of off-state stress in drain extended PMOS transistors: Theory and characterization of parametric degradation and dielectric failure <i>D. Varghese, V. Reddy, H. Shichijo, D. Mosher, S. Krishnan and M.A. Alam</i>	566

FAILURE ANALYSIS

Scanning near-field photon emission microscopy <i>D. Isakov, T. Geinzer, A.Tio, J.C.H. Phang, Y. Zhang, and L.J. Balk</i>	575
Analysis of Ni silicide abnormal growth mechanism using advanced TEM techniques <i>S. Kudo, Y. Hirose, N. Hashikawa, T. Yamaguchi, K. Kashihara, K. Maekawa, K. Asai, N. Murata, K. Asayama, and E. Murakami</i>	580

Characterization of leakage behaviors of high-k gate stacks by Electron-Beam-Induced Current <i>J. Chen, T. Sekiguchi, N. Fukata, M. Takase, T. Chikyow, K. Yamabe, R. Hasumuma, M. Sato, Y. Nara, and K. Yamada</i>	584
Electron energy loss spectrum application for failure mechanism investigation in semiconductor failure analysis <i>K. Lin, C.H. Chao, T.-H. Huang, and H.-M. Fan</i>	589
Failure mechanism study for high resistance gate contact in DRAM devices <i>E. Ng, E. Poh, D. Lam, and X. Zheng</i>	593

MEMORY II

Physical mechanism and temperature acceleration of relaxation effects in phase-change memory cells <i>D. Ielmini, D. Sharma, S. Lavizzari, and A.L. Lacaita</i>	597
A new insight into the dynamic fluctuation mechanism of stress-induced leakage current <i>T. Ishida, N. Tega, Y. Mori, H. Miki, T. Mine, H. Kume, M. Muraguchi, Y. Takada, K. Shiraishi, and R. Yamada</i>	604
Physical modeling of single-trap RTS statistical distribution in Flash memories <i>A. Ghetti, M. Bonanomi, C.M. Compagnoni, A.S. Spinelli, A.L. Lacaita, and A. Visconti</i>	610
Statistical modeling of leakage currents through SiO ₂ /high-k dielectrics stacks for non-volatile memory applications <i>A. Padovani, L. Larcher, S. Verma, P. Pavan, P. Majhi, P. Kapur, K. Parat, G. Bersuker, and K. Saraswat</i>	616

COMPOUND DEVICE POSTER

Effects of hot hole trapping in GaN HEMTs <i>H. Chen, J. Lai, P. Preecha, and G.-P. Li</i>	621
-----------------------------------------------------------------------------------------------------	-----

DIELECTRICS POSTER

Charge bursts through dielectric layers of 4H-SiC/SiO ₂ metal oxide semiconductor capacitors <i>M.J. Marinella, D.K. Schroder, G.Y. Chung, M.J. Loboda, T. Isaacs-Smith, and J.R. Williams</i>	623
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----

ESD AND LATCHUP POSTERS

Mechanism of snapback failure induced by the latch-up test in high-voltage CMOS integrated circuits <i>J.-C. Tseng, Y.-L. Chen, C.-T. Hsu, F.-Y. Tsai, P.-A. Chen, and M.-D. Ker</i>	625
High-robust ESD protection structure with embedded SCR in high-voltage CMOS process <i>T.-H. Lai, M.-D. Ker, W.-J. Chang, T.-H. Tang, and K.-C. Su</i>	627
A gate-controllable high-voltage SCR device with high performance in ESD protection and latch-up immunity <i>T.-H. Chien and K.Y.-J. Hsu</i>	629
Electrothermal model for MIM TaON capacitors during ESD HBM pulses <i>M. Verchiani, E. Bouyssou, F. Cantin, C. Anceau, and P. Ranson</i>	631
A darlington-based SCR ESD protection device for high speed applications <i>H. Sarbishaei, S.S. Lubana, O. Semenov, and M. Sachdev</i>	633
A comprehensive compact SCR model for CDM ESD circuit simulation <i>L. Lou and J.J. Liou</i>	635
Multi-channel, high-density, ultra-low capacitance arrays for ESD and surge protection <i>D. Marreiro, S. Shastri, M. Liu, T. Keena, S. Khan, A. Salih, S. Etter, G. Grivna, J. Parsey, R. Ashton, S. Loo, R. Jones, L. Robinson, B. Buhrman, and R. Hurley</i>	637
3D device modeling of damage due to filamentation under an ESD event in nanometer scale drain extended NMOS (DE-NMOS) <i>A. Chatterjee, S. Pendharkar, H. Gossner, C. Duvvury, and K. Banerjee</i>	639

EXTREME ENVIRONMENT POSTERS

Reliability assessment of high temperature electronics and packaging technologies for Venus Mission <i>Y. Chen, L. Del Castillo, N. Aranki, C. Assad, M. Mazzola, M. Mojarradi, and E. Kolawa</i>	641
Analytical model of the radiation response in FDSOI MOSFETs <i>M.L. McLain, H.J. Barnaby, and P.C. Adell</i>	643
Current leakage evolution in power MOSFETs with damaged oxides <i>L. Scheick, L. Edmonds, L. Selva, and Y. Chen</i>	645

FAILURE ANALYSIS POSTERS

Line-spike induced failure mechanism in integrated circuit bond-wires <i>S. Kim, K. Choi, M. Peckerar, and A. Christou</i>	647
Visualization and damage due to nano-dendrite defects in metal-insulator-metal capacitors <i>L. Sheng, E. Snyder, S. Steidley, A. Sierra, and E. Glines</i>	649
Reliability of NLD MOS transistors subjected to repetitive power pulses <i>C. Kendrick, R. Stout, and M. Cook</i>	651

HIGH-K DIELECTRICS POSTERS

NBTI behavior of Ge/HfO ₂ /Al gate stacks <i>N. Rahim and D. Misra</i>	653
Fabrication process controlled pre-existing and charge-discharge effect of hole traps in NBTI of high-k/metal gate pMOSFET <i>M. Sato, C. Tamura, K. Yamabe, K. Shiraishi, K. Yamada, R. Hasunuma, T. Aoyama, Y. Nara and Y. Ohji</i>	655
Nanoscale effects of annealing on the electrical characteristics of hafnium based devices measured in a vacuum environment <i>L. Aguilera, W. Polspoel, A. Volodin, C. Van Haesendonck, M. Porti, W. Vandervorst, M. Nafria, and X. Aymerich</i>	657
Influence of pre-existing and generated traps on reliability in HfSiON/SiO ₂ stacks with fluorine incorporation <i>I. Hirano, T. Yamaguchi, Y. Nakasaki, K. Sekine, and Y. Mitani</i>	659
Roles of high-k and interfacial layers on TDDDB reliability studied with HfAlO _x /SiO ₂ stacked gate dielectrics <i>K. Okada, H. Ota, A. Hirano, A. Ogawa, T. Nabatame, and A. Toriumi</i>	661
Performance and reliability characteristics of the band edge high-k/metal gate nMOSFETs with La-doped Hf-silicate gate dielectrics <i>C.Y. Kang, C.S. Park, D. Heh, C. Young, P. Kirsch, H.B. Park, R. Choi, G. Bersuker, J.-W. Yang, B.H. Lee, J. Lichtenwalner, J.S. Jur, A.I. Kingon, and R. Jammy</i>	663
Interfacial layer defects and instabilities in HfO ₂ MOS structures <i>J.T. Ryan and P.M. Lenahan</i>	665
Dielectric breakdown in a 45 nm high-k/metal gate process technology <i>C. Prasad, M. Agostinelli, C. Auth, M. Brazier, R. Chau, G. Dewey, T. Ghani, M. Hattendorf, J. Hicks, J. Jopling, J. Kavalieros, R. Kotlyar, M. Kuhn, K. Kuhn, J. Maiz, B. McIntyre, M. Metz, K. Mistry, S. Pae, W. Rachmady, S. Ramey, A. Roskowski, J. Sandford, C. Thomas, C. Wiegand, and J. Wiedemer</i>	667
Separation of fast and slow NBTI components under long-term stress in pMISFETs with ultra-thin high-k and SiON dielectrics <i>A. Shimizu, H. Ota, and A. Toriumi</i>	669
Anomalous positive-bias temperature instability of high-k/metal gate nMOSFET devices with Dy ₂ O ₃ capping <i>R. O'Connor, V.S. Chang, L. Pantisano, L.-Å. Ragnarsson, M. Aoulaiche, B. O'Sullivan, C. Adelman, S. Van Elshocht, P. Lehnen, H.Y. Yu, and G. Groeseneken</i>	671

HIGH VOLTAGE DEVICE POSTER

Unique ESD failure mechanism of high voltage LDMOS transistors for very fast transients <i>A. Goyal, J. Whitfield, C. Hong, C. Gill, C.R. Zhan, V. Kushner, A. Gendron, A. Omair, and S. Contractor</i>	673
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----

INTERCONNECTS POSTERS

Comprehensive reliability analysis of CoWP metal cap unit processes for high volume production in sub- μ m dimensions <i>O. Aubel, S. Thierbach, R. Seidel, B. Freudenberg, M.A. Meyer, F. Feustel, J. Poppe, M. Nopper, A. Preusse, C. Zistl, and K. Weide-Zaage</i>	675
Influence of barriers on the reliability of dual damascene copper contacts. <i>K. Wang, C.J. Wilson, A. Cuthbertson, R. Herberholz, H.P. Coulson, A.G. O'Neill, and A.B. Horsfall</i>	677
Dielectric conduction mechanisms of ULK/Cu interconnects: Low field conduction mechanism and determination of defect density <i>V. Verrière, C. Guedj, V. Arnal, and A. Sylvestre</i>	679
Use of bidirectional current stress for in depth analysis of electromigration mechanism <i>L. Doyen, L. Arnaud, X. Federspiel, P. Waltz, and Y. Wouters</i>	681
Investigation of stress-induced voiding inside and under vias in copper interconnects with "wing" pattern <i>H. Matsuyama, T. Suzuki, H. Ehara, K. Yanai, T. Kouno, S. Otsuka, N. Misawa, T. Nakamura, Y. Mizushima, M. Shiozu, M. Miyajima, and K. Shono</i>	683

Back stress model on electromigration lifetime prediction in short length copper interconnects <i>Y.-L. Cheng, S.Y. Lee, C.C. Chiu, and K. Wu</i>	685
Characterization of stress-voiding of Cu/low-k vias attached to narrow lines <i>H.Y. Lin, S.C. Lee, and A.S. Oates</i>	687
Modeling of DMOS subjected to fast temperature cycle stress and improvement by a novel metallization concept <i>T. Smorodin, J. Wilde, P. Nelle, E. Lilleodden, and M. Stecher</i>	689

MEMS POSTER

Hermeticity testing of capacitive RF MEMS switches <i>P.J. van der Wel, J. Stulemeijer, J.A. Bielen, F.G.A. Theunis, A. den Dekker, M.A.J. van Gils, and R.J. Havens</i>	691
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------	-----

MEMORY POSTERS

Study of incremental step pulse programming (ISPP) and STI edge effect of BE-SONOS NAND flash <i>H.-T. Lue, T.-H. Hsu, S.-Y. Wang, E.-K. Lai, K.-Y. Hsieh, R. Liu, and C.-Y. Lu</i>	693
A study of SONOS charge loss mechanism after hot-hole stressing using trap-layer engineering and electrical re-fill methods <i>Y.-H. Hsiao, H.-T. Lue, M.Y. Lee, S.-C. Huang, T.-Y. Chou, S.-Y. Wang, K.-Y. Hsieh, R. Liu, and C.-Y. Lu</i>	695
A simulation study of the bit interference effects in an ultra-thin-body, double-gate, trapped-charge-storage type non-volatile memory cell <i>W.-J. Tsai, T.F. Ou, J.S. Huang, T.C. Lu, K.C. Chen, and C.-Y. Lu</i>	697
New degradation mode of program disturb immunity of sub 90-nm node split-gate SONOS memory <i>Y. Tsuji, M. Terai, S. Fujieda, and K. Ando</i>	699
A novel method to analyze and design a NWL scheme DRAM <i>S. Park, B. Sung, H. Jung, J. Lim, S. Lee, J. Lee, W. Yang, K. Oh, T. Chung, and K. Kim</i>	701
Resistance drift of MgO magnetic tunneling junctions by trapping and degradation of coherent tunneling <i>K. Hosotani, M. Nagamine, H. Aikawa, N. Shimomura, M. Nakayama, T. Kai, S. Ikegawa, Y. Asao, H. Yoda, and A. Nitayama</i>	703
Hydrogen distribution in oxide-nitride-oxide stacks and correlation with data retention of MONOS memories <i>Z. Liu, T. Saito, T. Matsuda, K. Ando, S. Ito, M. Wilde, and K. Fukutani</i>	705

NANOTECHNOLOGY POSTER

On-state reliability of solid-state electrolyte switch <i>N. Banno, T. Sakamoto, S. Fujieda, and M. Aono</i>	707
-----------------------------------------------------------------------------------------------------------------------	-----

PRODUCT AND CIRCUIT RELIABILITY POSTERS

Characterization of device degradation of Poly-Si TFTs under dynamic operation with drain biased <i>Y.-H. Tai, S.-C. Huang, and C.-L. Chan</i>	709
Effect of crystal-originated particles (COPs) on ULSI process integrity <i>P.-Y. Chen, S.-L. Chen, M.-H. Tsai, M.H.Jing, T.-C.Lin, and W.-K. Yeh</i>	711
Degradation of reliability of high-k gate dielectrics caused by point defects and residual stress <i>H. Miura, K. Suzuki, T. Ikoma, S. Samukawa, H. Yoshikawa, S. Ueda, Y. Yamashita and K. Kobayashi</i>	713
A new device reliability evaluation method for overdrive voltage circuit application <i>T. Cheng, M.Z. Lee, and M.T. Yang</i>	715
Characterizing infant mortality in high volume manufacturing <i>A. Vassighi, R. Kacprowicz, C. Carranza and W. Riordan</i>	717

PROCESS INTEGRATION RELIABILITY POSTERS

A novel characterization method to monitor process damage for transistors <i>S. Kitazaki, Y. Kumura, S. Shuto, T. Ozaki, T. Hamamoto, and A. Nitayama</i>	719
Supply signal fluctuations due to chip power grid resonance – a new reliability concern <i>M. Gurfinkel, P. Livshits, A. Rozen, Y. Fefer, J.B. Bernstein, and Y. Shapira</i>	721
Plasma induced damage of aggressively scaled gate dielectric (EOT < 1.0nm) in metal gate/high-k dielectric CMOSFETs <i>K.S. Min, C.Y. Kang, O.S. Yoo, B.J. Park, S.W. Kim, C.D. Young, D. Heh, G. Bersuker, B.H. Lee, and G.Y. Yeom</i>	723
Impacts of process induced interfacial defects on gate oxide integrity <i>N. Liu, A. Haggag, J. Peschke, M. Moosa, C. Weintraub, H. Lazar, G. Campbell, A. Srivastava, J. Liu, J. Porter, K. Picone, J. Parrish, and J. Jiang</i>	725

SER POSTERS

Simultaneous measurement of soft error rate of 90nm CMOS SRAM and cosmic ray neutron spectra at the summit of Mauna Kea <i>Y. Tosaka, R. Takasu, T. Uemura, H. Ehara, H. Matsuyama, S. Satoh, A. Kawai, and M. Hayashi</i>	727
Investigation of the influence of process and design on Soft Error Rate in integrated CMOS technologies thanks to Monte Carlo simulation <i>C. Weulersse, A. Bougerol, G. Hubert, F. Wrobel, T. Carriere, R. Gaillard, and N. Buard</i>	729
Picosecond laser microscopy for investigating localization of alpha particle induced soft error rate in deep submicron CMOS VLSI <i>J.S Laird and Y. Chen</i>	731

TRANSISTORS POSTERS

Comprehensive studies of BTI effects in CMOSFETs with SiON by new measurement techniques <i>Z.Y. Liu, D. Huang, W.J. Liu, C.C. Liao, L.F. Zhang, Z.H. Gan, W. Wong, and M.-F. Li</i>	733
Physical framework for NBTI: Insight from ultra-fast switching measurement of NBTI recovery <i>G.A. Du, D.S. Ang, Y.Z. Hu, S. Wang, and C.M. Ng</i>	735
Energy distribution and electrical characteristics of NBTI-induced Si/SiON interface states <i>D.S. Ang, G.A. Du, Y.Z. Hu, S. Wang, and C.M. Ng</i>	737
New hot-carrier degradation phenomenon in nano-scale floating body MOSFETs <i>J.-W. Yang, H.R. Harris, C.Y. Kang, C.D. Young, K.T. Lee, H.D. Lee, G. Bersuker, B.H. Lee, H.-H. Tseng, and R. Jammy</i>	739
Novel hot-carrier AC-DC design guidelines for advanced CMOS nodes <i>C. Guerin, V. Huard, C. Parthasarathy, J.M. Roux, A. Bravaix, and E. Vincent</i>	741
An improved methodology for monitoring NBTI induced threshold voltage shift of scaled p-MOSFETs <i>Y.Z. Hu, D.S. Ang, and G.A. Du</i>	743
Separation method of hole trapping and interface trap generation and their roles in NBTI reaction-diffusion model <i>J.H. Lee, W.H. Wu, A.E. Islam, M.A. Alam, and A.S. Oates</i>	745
Biographies	747
Page number cross-reference to session/poster paper #	786
2008 Committees	787
2006 Paper awards	791
2008 Tutorial program abstracts	794
2008 Reliability year in review seminar abstracts	799